📄 cslr_mmcsd_001.h

📁 TI的DM6446的硬件平台搭建的相关例子
💻 H
📖 第 1 页 / 共 2 页
字号:
上一页 12
#define CSL_MMCSD_MMCBLEN_BLEN_MASK      (0x0FFFu)#define CSL_MMCSD_MMCBLEN_BLEN_SHIFT     (0x0000u)#define CSL_MMCSD_MMCBLEN_BLEN_RESETVAL  (0x0200u)#define CSL_MMCSD_MMCBLEN_RESETVAL       (0x0200u)/* MMCNBLK */#define CSL_MMCSD_MMCNBLK_NBLK_MASK      (0xFFFFu)#define CSL_MMCSD_MMCNBLK_NBLK_SHIFT     (0x0000u)#define CSL_MMCSD_MMCNBLK_NBLK_RESETVAL  (0x0000u)#define CSL_MMCSD_MMCNBLK_RESETVAL       (0x0000u)/* MMCNBLC */#define CSL_MMCSD_MMCNBLC_NBLC_MASK      (0xFFFFu)#define CSL_MMCSD_MMCNBLC_NBLC_SHIFT     (0x0000u)#define CSL_MMCSD_MMCNBLC_NBLC_RESETVAL  (0xFFFFu)#define CSL_MMCSD_MMCNBLC_RESETVAL       (0x0001u)/* MMCDRR */#define CSL_MMCSD_MMCDRR_DRR_MASK        (0xFFFFFFFFu)#define CSL_MMCSD_MMCDRR_DRR_SHIFT       (0x00000000u)#define CSL_MMCSD_MMCDRR_DRR_RESETVAL    (0x00000000u)#define CSL_MMCSD_MMCDRR_RESETVAL        (0x00000000u)/* MMCDXR */#define CSL_MMCSD_MMCDXR_DXR_MASK        (0xFFFFFFFFu)#define CSL_MMCSD_MMCDXR_DXR_SHIFT       (0x00000000u)#define CSL_MMCSD_MMCDXR_DXR_RESETVAL    (0x00000000u)#define CSL_MMCSD_MMCDXR_RESETVAL        (0x00000000u)/* MMCCMD */#define CSL_MMCSD_MMCCMD_DMATRIG_MASK    (0x00010000u)#define CSL_MMCSD_MMCCMD_DMATRIG_SHIFT   (0x00000010u)#define CSL_MMCSD_MMCCMD_DMATRIG_RESETVAL (0x00000000u)/*----DMATRIG Tokens----*/#define CSL_MMCSD_MMCCMD_DMATRIG_NO      (0x00000000u)#define CSL_MMCSD_MMCCMD_DMATRIG_YES     (0x00000001u)#define CSL_MMCSD_MMCCMD_DCLR_MASK       (0x00008000u)#define CSL_MMCSD_MMCCMD_DCLR_SHIFT      (0x0000000Fu)#define CSL_MMCSD_MMCCMD_DCLR_RESETVAL   (0x00000000u)/*----DCLR Tokens----*/#define CSL_MMCSD_MMCCMD_DCLR_NO         (0x00000000u)#define CSL_MMCSD_MMCCMD_DCLR_CLEAR      (0x00000001u)#define CSL_MMCSD_MMCCMD_INITCK_MASK     (0x00004000u)#define CSL_MMCSD_MMCCMD_INITCK_SHIFT    (0x0000000Eu)#define CSL_MMCSD_MMCCMD_INITCK_RESETVAL (0x00000000u)/*----INITCK Tokens----*/#define CSL_MMCSD_MMCCMD_INITCK_NO       (0x00000000u)#define CSL_MMCSD_MMCCMD_INITCK_INIT     (0x00000001u)#define CSL_MMCSD_MMCCMD_WDATX_MASK      (0x00002000u)#define CSL_MMCSD_MMCCMD_WDATX_SHIFT     (0x0000000Du)#define CSL_MMCSD_MMCCMD_WDATX_RESETVAL  (0x00000000u)/*----WDATX Tokens----*/#define CSL_MMCSD_MMCCMD_WDATX_NO        (0x00000000u)#define CSL_MMCSD_MMCCMD_WDATX_DATA      (0x00000001u)#define CSL_MMCSD_MMCCMD_STRMTP_MASK     (0x00001000u)#define CSL_MMCSD_MMCCMD_STRMTP_SHIFT    (0x0000000Cu)#define CSL_MMCSD_MMCCMD_STRMTP_RESETVAL (0x00000000u)/*----STRMTP Tokens----*/#define CSL_MMCSD_MMCCMD_STRMTP_BLOCK    (0x00000000u)#define CSL_MMCSD_MMCCMD_STRMTP_STREAM   (0x00000001u)#define CSL_MMCSD_MMCCMD_STRMTP_NO       (0x00000000u)#define CSL_MMCSD_MMCCMD_DTRW_MASK       (0x00000800u)#define CSL_MMCSD_MMCCMD_DTRW_SHIFT      (0x0000000Bu)#define CSL_MMCSD_MMCCMD_DTRW_RESETVAL   (0x00000000u)/*----DTRW Tokens----*/#define CSL_MMCSD_MMCCMD_DTRW_READ       (0x00000000u)#define CSL_MMCSD_MMCCMD_DTRW_WRITE      (0x00000001u)#define CSL_MMCSD_MMCCMD_DTRW_NO         (0x00000000u)#define CSL_MMCSD_MMCCMD_RSPFMT_MASK     (0x00000600u)#define CSL_MMCSD_MMCCMD_RSPFMT_SHIFT    (0x00000009u)#define CSL_MMCSD_MMCCMD_RSPFMT_RESETVAL (0x00000000u)/*----RSPFMT Tokens----*/#define CSL_MMCSD_MMCCMD_RSPFMT_NORSP    (0x00000000u)#define CSL_MMCSD_MMCCMD_RSPFMT_R1       (0x00000001u)#define CSL_MMCSD_MMCCMD_RSPFMT_R2       (0x00000002u)#define CSL_MMCSD_MMCCMD_RSPFMT_R3       (0x00000003u)#define CSL_MMCSD_MMCCMD_RSPFMT_R4       (0x00000001u)#define CSL_MMCSD_MMCCMD_RSPFMT_R5       (0x00000001u)#define CSL_MMCSD_MMCCMD_RSPFMT_R6       (0x00000001u)#define CSL_MMCSD_MMCCMD_BSYEXP_MASK     (0x00000100u)#define CSL_MMCSD_MMCCMD_BSYEXP_SHIFT    (0x00000008u)#define CSL_MMCSD_MMCCMD_BSYEXP_RESETVAL (0x00000000u)/*----BSYEXP Tokens----*/#define CSL_MMCSD_MMCCMD_BSYEXP_NO       (0x00000000u)#define CSL_MMCSD_MMCCMD_BSYEXP_BUSY     (0x00000001u)#define CSL_MMCSD_MMCCMD_PPLEN_MASK      (0x00000080u)#define CSL_MMCSD_MMCCMD_PPLEN_SHIFT     (0x00000007u)#define CSL_MMCSD_MMCCMD_PPLEN_RESETVAL  (0x00000000u)/*----PPLEN Tokens----*/#define CSL_MMCSD_MMCCMD_PPLEN_OD        (0x00000000u)#define CSL_MMCSD_MMCCMD_PPLEN_PP        (0x00000001u)#define CSL_MMCSD_MMCCMD_CMD_MASK        (0x0000003Fu)#define CSL_MMCSD_MMCCMD_CMD_SHIFT       (0x00000000u)#define CSL_MMCSD_MMCCMD_CMD_RESETVAL    (0x00000000u)#define CSL_MMCSD_MMCCMD_RESETVAL        (0x00000000u)/* MMCARGHL */#define CSL_MMCSD_MMCARGHL_ARGH_MASK     (0xFFFF0000u)#define CSL_MMCSD_MMCARGHL_ARGH_SHIFT    (0x00000010u)#define CSL_MMCSD_MMCARGHL_ARGH_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCARGHL_ARGL_MASK     (0x0000FFFFu)#define CSL_MMCSD_MMCARGHL_ARGL_SHIFT    (0x00000000u)#define CSL_MMCSD_MMCARGHL_ARGL_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCARGHL_RESETVAL      (0x00000000u)/* MMCRSP01 */#define CSL_MMCSD_MMCRSP01_MMCRSP1_MASK  (0xFFFF0000u)#define CSL_MMCSD_MMCRSP01_MMCRSP1_SHIFT (0x00000010u)#define CSL_MMCSD_MMCRSP01_MMCRSP1_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP01_MMCRSP0_MASK  (0x0000FFFFu)#define CSL_MMCSD_MMCRSP01_MMCRSP0_SHIFT (0x00000000u)#define CSL_MMCSD_MMCRSP01_MMCRSP0_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP01_RESETVAL      (0x00000000u)/* MMCRSP23 */#define CSL_MMCSD_MMCRSP23_MMCRSP3_MASK  (0xFFFF0000u)#define CSL_MMCSD_MMCRSP23_MMCRSP3_SHIFT (0x00000010u)#define CSL_MMCSD_MMCRSP23_MMCRSP3_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP23_MMCRSP2_MASK  (0x0000FFFFu)#define CSL_MMCSD_MMCRSP23_MMCRSP2_SHIFT (0x00000000u)#define CSL_MMCSD_MMCRSP23_MMCRSP2_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP23_RESETVAL      (0x00000000u)/* MMCRSP45 */#define CSL_MMCSD_MMCRSP45_MMCRSP5_MASK  (0xFFFF0000u)#define CSL_MMCSD_MMCRSP45_MMCRSP5_SHIFT (0x00000010u)#define CSL_MMCSD_MMCRSP45_MMCRSP5_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP45_MMCRSP4_MASK  (0x0000FFFFu)#define CSL_MMCSD_MMCRSP45_MMCRSP4_SHIFT (0x00000000u)#define CSL_MMCSD_MMCRSP45_MMCRSP4_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP45_RESETVAL      (0x00000000u)/* MMCRSP67 */#define CSL_MMCSD_MMCRSP67_MMCRSP7_MASK  (0xFFFF0000u)#define CSL_MMCSD_MMCRSP67_MMCRSP7_SHIFT (0x00000010u)#define CSL_MMCSD_MMCRSP67_MMCRSP7_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP67_MMCRSP6_MASK  (0x0000FFFFu)#define CSL_MMCSD_MMCRSP67_MMCRSP6_SHIFT (0x00000000u)#define CSL_MMCSD_MMCRSP67_MMCRSP6_RESETVAL (0x00000000u)#define CSL_MMCSD_MMCRSP67_RESETVAL      (0x00000000u)/* MMCDRSP */#define CSL_MMCSD_MMCDRSP_DRSP_MASK      (0x00FFu)#define CSL_MMCSD_MMCDRSP_DRSP_SHIFT     (0x0000u)#define CSL_MMCSD_MMCDRSP_DRSP_RESETVAL  (0x0000u)#define CSL_MMCSD_MMCDRSP_RESETVAL       (0x0000u)/* MMCETOK */#define CSL_MMCSD_MMCETOK_RESETVAL       (0x0000u)/* MMCCIDX */#define CSL_MMCSD_MMCCIDX_STRT_MASK      (0x0080u)#define CSL_MMCSD_MMCCIDX_STRT_SHIFT     (0x0007u)#define CSL_MMCSD_MMCCIDX_STRT_RESETVAL  (0x0000u)#define CSL_MMCSD_MMCCIDX_XMIT_MASK      (0x0040u)#define CSL_MMCSD_MMCCIDX_XMIT_SHIFT     (0x0006u)#define CSL_MMCSD_MMCCIDX_XMIT_RESETVAL  (0x0000u)#define CSL_MMCSD_MMCCIDX_CIDX_MASK      (0x003Fu)#define CSL_MMCSD_MMCCIDX_CIDX_SHIFT     (0x0000u)#define CSL_MMCSD_MMCCIDX_CIDX_RESETVAL  (0x0000u)#define CSL_MMCSD_MMCCIDX_RESETVAL       (0x0000u)/* MMCCKC */#define CSL_MMCSD_MMCCKC_CPHA_MASK       (0x00FFu)#define CSL_MMCSD_MMCCKC_CPHA_SHIFT      (0x0000u)#define CSL_MMCSD_MMCCKC_CPHA_RESETVAL   (0x0000u)#define CSL_MMCSD_MMCCKC_RESETVAL        (0x0000u)/* MMCTORC */#define CSL_MMCSD_MMCTORC_TODC_20_16_MASK (0x1F00u)#define CSL_MMCSD_MMCTORC_TODC_20_16_SHIFT (0x0008u)#define CSL_MMCSD_MMCTORC_TODC_20_16_RESETVAL (0x0000u)#define CSL_MMCSD_MMCTORC_TORC_MASK      (0x00FFu)#define CSL_MMCSD_MMCTORC_TORC_SHIFT     (0x0000u)#define CSL_MMCSD_MMCTORC_TORC_RESETVAL  (0x0000u)#define CSL_MMCSD_MMCTORC_RESETVAL       (0x0000u)/* MMCTODC */#define CSL_MMCSD_MMCTODC_TODC_15_0_MASK (0xFFFFu)#define CSL_MMCSD_MMCTODC_TODC_15_0_SHIFT (0x0000u)#define CSL_MMCSD_MMCTODC_TODC_15_0_RESETVAL (0x0000u)#define CSL_MMCSD_MMCTODC_RESETVAL       (0x0000u)/* MMCBLNC */#define CSL_MMCSD_MMCBLNC_BLNC_MASK      (0x00FFu)#define CSL_MMCSD_MMCBLNC_BLNC_SHIFT     (0x0000u)#define CSL_MMCSD_MMCBLNC_BLNC_RESETVAL  (0x0001u)#define CSL_MMCSD_MMCBLNC_RESETVAL       (0x0001u)/* SDIOCTL */#define CSL_MMCSD_SDIOCTL_RDWTCR_MASK    (0x0002u)#define CSL_MMCSD_SDIOCTL_RDWTCR_SHIFT   (0x0001u)#define CSL_MMCSD_SDIOCTL_RDWTCR_RESETVAL (0x0000u)/*----RDWTCR Tokens----*/#define CSL_MMCSD_SDIOCTL_RDWTCR_ENABLE  (0x0001u)#define CSL_MMCSD_SDIOCTL_RDWTRQ_MASK    (0x0001u)#define CSL_MMCSD_SDIOCTL_RDWTRQ_SHIFT   (0x0000u)#define CSL_MMCSD_SDIOCTL_RDWTRQ_RESETVAL (0x0000u)#define CSL_MMCSD_SDIOCTL_RESETVAL       (0x0000u)/* SDIOST0 */#define CSL_MMCSD_SDIOST0_RDWTST_MASK    (0x0004u)#define CSL_MMCSD_SDIOST0_RDWTST_SHIFT   (0x0002u)#define CSL_MMCSD_SDIOST0_RDWTST_RESETVAL (0x0000u)#define CSL_MMCSD_SDIOST0_INTPRD_MASK    (0x0002u)#define CSL_MMCSD_SDIOST0_INTPRD_SHIFT   (0x0001u)#define CSL_MMCSD_SDIOST0_INTPRD_RESETVAL (0x0000u)#define CSL_MMCSD_SDIOST0_DAT1_MASK      (0x0001u)#define CSL_MMCSD_SDIOST0_DAT1_SHIFT     (0x0000u)#define CSL_MMCSD_SDIOST0_DAT1_RESETVAL  (0x0001u)#define CSL_MMCSD_SDIOST0_RESETVAL       (0x0001u)/* SDIOIEN */#define CSL_MMCSD_SDIOIEN_RWSEN_MASK     (0x0002u)#define CSL_MMCSD_SDIOIEN_RWSEN_SHIFT    (0x0001u)#define CSL_MMCSD_SDIOIEN_RWSEN_RESETVAL (0x0000u)/*----RWSEN Tokens----*/#define CSL_MMCSD_SDIOIEN_RWSEN_DISABLE  (0x0000u)#define CSL_MMCSD_SDIOIEN_RWSEN_ENABLE   (0x0001u)#define CSL_MMCSD_SDIOIEN_IOINTEN_MASK   (0x0001u)#define CSL_MMCSD_SDIOIEN_IOINTEN_SHIFT  (0x0000u)#define CSL_MMCSD_SDIOIEN_IOINTEN_RESETVAL (0x0000u)/*----IOINTEN Tokens----*/#define CSL_MMCSD_SDIOIEN_IOINTEN_DISABLE (0x0000u)#define CSL_MMCSD_SDIOIEN_IOINTEN_ENABLE (0x0001u)#define CSL_MMCSD_SDIOIEN_RESETVAL       (0x0000u)/* SDIOIST */#define CSL_MMCSD_SDIOIST_RWS_MASK       (0x0002u)#define CSL_MMCSD_SDIOIST_RWS_SHIFT      (0x0001u)#define CSL_MMCSD_SDIOIST_RWS_RESETVAL   (0x0000u)#define CSL_MMCSD_SDIOIST_IOINT_MASK     (0x0001u)#define CSL_MMCSD_SDIOIST_IOINT_SHIFT    (0x0000u)#define CSL_MMCSD_SDIOIST_IOINT_RESETVAL (0x0000u)#define CSL_MMCSD_SDIOIST_RESETVAL       (0x0000u)/* MMCFIFOCTL */#define CSL_MMCSD_MMCFIFOCTL_ACCWD_MASK  (0x0018u)#define CSL_MMCSD_MMCFIFOCTL_ACCWD_SHIFT (0x0003u)#define CSL_MMCSD_MMCFIFOCTL_ACCWD_RESETVAL (0x0000u)/*----ACCWD Tokens----*/#define CSL_MMCSD_MMCFIFOCTL_ACCWD_4BYTES (0x0000u)#define CSL_MMCSD_MMCFIFOCTL_ACCWD_3BYTES (0x0001u)#define CSL_MMCSD_MMCFIFOCTL_ACCWD_2BYTES (0x0002u)#define CSL_MMCSD_MMCFIFOCTL_ACCWD_1BYTE (0x0003u)#define CSL_MMCSD_MMCFIFOCTL_FIFOLEV_MASK (0x0004u)#define CSL_MMCSD_MMCFIFOCTL_FIFOLEV_SHIFT (0x0002u)#define CSL_MMCSD_MMCFIFOCTL_FIFOLEV_RESETVAL (0x0000u)/*----FIFOLEV Tokens----*/#define CSL_MMCSD_MMCFIFOCTL_FIFOLEV_128BIT (0x0000u)#define CSL_MMCSD_MMCFIFOCTL_FIFOLEV_256BIT (0x0001u)#define CSL_MMCSD_MMCFIFOCTL_FIFODIR_MASK (0x0002u)#define CSL_MMCSD_MMCFIFOCTL_FIFODIR_SHIFT (0x0001u)#define CSL_MMCSD_MMCFIFOCTL_FIFODIR_RESETVAL (0x0000u)/*----FIFODIR Tokens----*/#define CSL_MMCSD_MMCFIFOCTL_FIFODIR_READ (0x0000u)#define CSL_MMCSD_MMCFIFOCTL_FIFODIR_WRITE (0x0001u)#define CSL_MMCSD_MMCFIFOCTL_FIFORST_MASK (0x0001u)#define CSL_MMCSD_MMCFIFOCTL_FIFORST_SHIFT (0x0000u)#define CSL_MMCSD_MMCFIFOCTL_FIFORST_RESETVAL (0x0000u)/*----FIFORST Tokens----*/#define CSL_MMCSD_MMCFIFOCTL_FIFORST_RESET (0x0001u)#define CSL_MMCSD_MMCFIFOCTL_RESETVAL    (0x0000u)#endif/* Rev.No.   Date/Time               ECN No.          Modifier      *//* -------   ---------               -------          --------      *//* 5         14 Jan 2005 13:32:31    5888             xkeshavm      *//*                                                                  *//* Uploaded the CSL0.57 JAN 2005 Release and built the library for ARM and DSP*//********************************************************************/
上一页 12
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -