📄 cdma.mdl
字号:
FontName "Helvetica"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "dsss_awgn2"
Location [2, 78, 1278, 750]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "80"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "AWGN\nChannel"
Ports [1, 1]
Position [615, 334, 695, 376]
SourceBlock "commchan2/AWGN\nChannel"
SourceType "AWGN Channel"
ShowPortLabels on
seed "67"
noiseMode "Signal to noise ratio (Eb/No)"
EbNodB "10"
EsNodB "10"
SNRdB "10"
bitsPerSym "1"
Ps "1"
Tsym "1/1000"
variance "1"
}
Block {
BlockType SubSystem
Name "Detector1"
Ports [2, 1]
Position [820, 159, 920, 201]
BackgroundColor "orange"
FontSize 10
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Detector1"
Location [227, 142, 846, 442]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "Channel"
Position [40, 103, 70, 117]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "PN"
Position [40, 143, 70, 157]
Port "2"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Reference
Name "Bipolar to\nUnipolar\nConverter2"
Ports [1, 1]
Position [390, 98, 470, 142]
SourceBlock "commutil2/Bipolar to\nUnipolar\nConverter"
SourceType "Bipolar to Unipolar Converter"
ShowPortLabels on
M "2"
polarity "Positive"
}
Block {
BlockType Reference
Name "Integrate\nand Dump1"
Ports [1, 1]
Position [230, 98, 310, 142]
SourceBlock "commfilt2/Integrate\nand Dump"
SourceType "Integrate and dump"
obssamples "10"
offsetsamples "0"
nodump off
}
Block {
BlockType Product
Name "Product3"
Ports [2, 1]
Position [155, 102, 185, 133]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Signum
Name "Sign1"
Position [335, 105, 365, 135]
}
Block {
BlockType Outport
Name "Out1"
Position [505, 113, 535, 127]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Channel"
SrcPort 1
DstBlock "Product3"
DstPort 1
}
Line {
SrcBlock "PN"
SrcPort 1
Points [30, 0; 0, -25]
DstBlock "Product3"
DstPort 2
}
Line {
SrcBlock "Product3"
SrcPort 1
DstBlock "Integrate\nand Dump1"
DstPort 1
}
Line {
SrcBlock "Integrate\nand Dump1"
SrcPort 1
DstBlock "Sign1"
DstPort 1
}
Line {
SrcBlock "Sign1"
SrcPort 1
DstBlock "Bipolar to\nUnipolar\nConverter2"
DstPort 1
}
Line {
SrcBlock "Bipolar to\nUnipolar\nConverter2"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "Detector2"
Ports [2, 1]
Position [825, 344, 925, 386]
BackgroundColor "orange"
FontSize 10
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Detector2"
Location [227, 142, 846, 442]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "Channel"
Position [40, 103, 70, 117]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "PN"
Position [40, 143, 70, 157]
Port "2"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Reference
Name "Bipolar to\nUnipolar\nConverter2"
Ports [1, 1]
Position [390, 98, 470, 142]
SourceBlock "commutil2/Bipolar to\nUnipolar\nConverter"
SourceType "Bipolar to Unipolar Converter"
ShowPortLabels on
M "2"
polarity "Positive"
}
Block {
BlockType Reference
Name "Integrate\nand Dump1"
Ports [1, 1]
Position [230, 98, 310, 142]
SourceBlock "commfilt2/Integrate\nand Dump"
SourceType "Integrate and dump"
obssamples "10"
offsetsamples "0"
nodump off
}
Block {
BlockType Product
Name "Product3"
Ports [2, 1]
Position [155, 102, 185, 133]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Signum
Name "Sign1"
Position [335, 105, 365, 135]
}
Block {
BlockType Outport
Name "Out1"
Position [505, 113, 535, 127]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Channel"
SrcPort 1
DstBlock "Product3"
DstPort 1
}
Line {
SrcBlock "PN"
SrcPort 1
Points [30, 0; 0, -25]
DstBlock "Product3"
DstPort 2
}
Line {
SrcBlock "Product3"
SrcPort 1
DstBlock "Integrate\nand Dump1"
DstPort 1
}
Line {
SrcBlock "Integrate\nand Dump1"
SrcPort 1
DstBlock "Sign1"
DstPort 1
}
Line {
SrcBlock "Sign1"
SrcPort 1
DstBlock "Bipolar to\nUnipolar\nConverter2"
DstPort 1
}
Line {
SrcBlock "Bipolar to\nUnipolar\nConverter2"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "Detector3"
Ports [2, 1]
Position [830, 549, 930, 591]
BackgroundColor "orange"
FontSize 10
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Detector3"
Location [227, 142, 846, 442]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "Channel"
Position [40, 103, 70, 117]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Inport
Name "PN"
Position [40, 143, 70, 157]
Port "2"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Reference
Name "Bipolar to\nUnipolar\nConverter2"
Ports [1, 1]
Position [390, 98, 470, 142]
SourceBlock "commutil2/Bipolar to\nUnipolar\nConverter"
SourceType "Bipolar to Unipolar Converter"
ShowPortLabels on
M "2"
polarity "Positive"
}
Block {
BlockType Reference
Name "Integrate\nand Dump1"
Ports [1, 1]
Position [230, 98, 310, 142]
SourceBlock "commfilt2/Integrate\nand Dump"
SourceType "Integrate and dump"
obssamples "10"
offsetsamples "0"
nodump off
}
Block {
BlockType Product
Name "Product3"
Ports [2, 1]
Position [155, 102, 185, 133]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Signum
Name "Sign1"
Position [335, 105, 365, 135]
}
Block {
BlockType Outport
Name "Out1"
Position [505, 113, 535, 127]
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "Channel"
SrcPort 1
DstBlock "Product3"
DstPort 1
}
Line {
SrcBlock "PN"
SrcPort 1
Points [30, 0; 0, -25]
DstBlock "Product3"
DstPort 2
}
Line {
SrcBlock "Product3"
SrcPort 1
DstBlock "Integrate\nand Dump1"
DstPort 1
}
Line {
SrcBlock "Integrate\nand Dump1"
SrcPort 1
DstBlock "Sign1"
DstPort 1
}
Line {
SrcBlock "Sign1"
SrcPort 1
DstBlock "Bipolar to\nUnipolar\nConverter2"
DstPort 1
}
Line {
SrcBlock "Bipolar to\nUnipolar\nConverter2"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
}
}
Block {
BlockType Display
Name "Display1"
Ports [1]
Position [1275, 342, 1365, 408]
NamePlacement "alternate"
Decimation "1"
}
Block {
BlockType Display
Name "Display2"
Ports [1]
Position [1275, 537, 1365, 603]
NamePlacement "alternate"
Decimation "1"
}
Block {
BlockType Display
Name "Display3"
Ports [1]
Position [1280, 157, 1370, 223]
NamePlacement "alternate"
Decimation "1"
}
Block {
BlockType Reference
Name "Error Rate\nCalculation1"
Ports [2, 1]
Position [1110, 347, 1185, 398]
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "1"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "ErrorVec"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType Reference
Name "Error Rate\nCalculation2"
Ports [2, 1]
Position [1115, 542, 1190, 593]
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "1"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "ErrorVec"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType Reference
Name "Error Rate\nCalculation3"
Ports [2, 1]
Position [1105, 162, 1180, 213]
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "1"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "ErrorVec"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType Sum
Name "Sum"
Ports [3, 1]
Position [490, 330, 530, 380]
ShowName off
IconShape "round"
Inputs "|+++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType SubSystem
Name "User1"
Ports [1, 2]
Position [195, 147, 295, 238]
BackgroundColor "green"
FontSize 10
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "User1"
Location [484, 404, 1132, 704]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "User data"
Position [35, 93, 65, 107]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Product
Name "Product"
Ports [2, 1]
Position [270, 122, 300, 153]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Reference
Name "Unipolar to\nBipolar\nConverter"
Ports [1, 1]
Position [135, 78, 215, 122]
SourceBlock "commutil2/Unipolar to\nBipolar\nConverter"
SourceType "Unipolar to Bipolar Converter"
ShowPortLabels on
M "2"
polarity "Positive"
}
Block {
BlockType Reference
Name "Unipolar to\nBipolar\nConverter1"
Ports [1, 1]
Position [135, 178, 215, 222]
SourceBlock "commutil2/Unipolar to\nBipolar\nConverter"
SourceType "Unipolar to Bipolar Converter"
ShowPortLabels on
M "2"
polarity "Positive"
}
Block {
BlockType Reference
Name "Walsh Code\nGenerator"
Ports [0, 1]
Position [25, 178, 110, 222]
FontSize 10
SourceBlock "commseqgen2/Walsh Code\nGenerator"
SourceType "Walsh Code Generator"
ShowPortLabels on
length "64"
index "60"
ts "1/(1000*10)"
frameBased off
sampPerFrame "1"
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -