📄 t2r1stbc1.mdl
字号:
Points [45, 0; 0, 70]
DstBlock "Frame Conversion3"
DstPort 1
}
Line {
Name "h1"
Labels [0, 0]
SrcBlock "In2"
SrcPort 1
Points [225, 0]
Branch {
Points [0, -160]
DstBlock "Math\nFunction"
DstPort 1
}
Branch {
Points [0, 190]
DstBlock "Product3"
DstPort 2
}
}
Line {
Name "h2"
Labels [0, 0]
SrcBlock "In3"
SrcPort 1
Points [75, 0]
Branch {
Points [270, 0]
Branch {
DstBlock "Math\nFunction2"
DstPort 1
}
Branch {
Points [0, -65]
Branch {
Points [0, -85]
DstBlock "Product1"
DstPort 2
}
Branch {
DstBlock "Probe1"
DstPort 1
}
}
}
Branch {
Points [0, 150]
DstBlock "Probe2"
DstPort 1
}
}
Line {
SrcBlock "Math\nFunction"
SrcPort 1
DstBlock "Product"
DstPort 2
}
Line {
SrcBlock "Product"
SrcPort 1
DstBlock "Add"
DstPort 1
}
Line {
Name "x1~"
Labels [0, 0]
SrcBlock "Add"
SrcPort 1
DstBlock "Frame Conversion"
DstPort 1
}
Line {
SrcBlock "Math\nFunction1"
SrcPort 1
Points [15, 0]
Branch {
DstBlock "Product1"
DstPort 1
}
Branch {
Points [0, 250]
DstBlock "Product3"
DstPort 1
}
}
Line {
SrcBlock "Product1"
SrcPort 1
Points [25, 0; 0, -70]
DstBlock "Add"
DstPort 2
}
Line {
SrcBlock "Math\nFunction2"
SrcPort 1
DstBlock "Product2"
DstPort 2
}
Line {
SrcBlock "Product2"
SrcPort 1
Points [25, 0; 0, 70]
DstBlock "Add1"
DstPort 1
}
Line {
SrcBlock "Product3"
SrcPort 1
DstBlock "Add1"
DstPort 2
}
Line {
Name "x2~"
Labels [0, 0]
SrcBlock "Add1"
SrcPort 1
DstBlock "Frame Conversion1"
DstPort 1
}
Line {
SrcBlock "Probe"
SrcPort 1
Points [0, 10]
DstBlock "Terminator"
DstPort 1
}
Line {
SrcBlock "Probe1"
SrcPort 1
DstBlock "Terminator1"
DstPort 1
}
Line {
SrcBlock "Probe2"
SrcPort 1
DstBlock "Terminator2"
DstPort 1
}
Line {
Labels [0, 0]
SrcBlock "Frame Conversion"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
Line {
Labels [0, 0]
SrcBlock "Frame Conversion1"
SrcPort 1
DstBlock "Out2"
DstPort 1
}
Line {
Labels [0, 0]
SrcBlock "Frame Conversion2"
SrcPort 1
Points [45, 0]
Branch {
Points [125, 0]
Branch {
DstBlock "Product"
DstPort 1
}
Branch {
Points [0, 250]
DstBlock "Product2"
DstPort 1
}
}
Branch {
Points [0, -85]
DstBlock "Probe"
DstPort 1
}
}
Line {
Labels [0, 0]
SrcBlock "Frame Conversion3"
SrcPort 1
DstBlock "Math\nFunction1"
DstPort 1
}
}
}
Block {
BlockType Display
Name "Display"
Ports [1]
Position [80, 509, 175, 581]
Orientation "left"
Decimation "1"
}
Block {
BlockType Display
Name "Display1"
Ports [1]
Position [80, 419, 175, 491]
Orientation "left"
Decimation "1"
}
Block {
BlockType Reference
Name "Error Rate\nCalculation"
Ports [2, 1]
Position [240, 427, 315, 478]
Orientation "left"
SourceBlock "commsink2/Error Rate\nCalculation"
SourceType "Error Rate Calculation"
N "2"
st_delay "0"
cp_mode "Entire frame"
subframe "[]"
PMode "Port"
WsName "ErrorVec"
RsMode2 off
stop off
numErr "100"
maxBits "1e6"
}
Block {
BlockType Reference
Name "Find Delay"
Ports [2, 1]
Position [235, 523, 315, 567]
Orientation "left"
SourceBlock "commutil2/Find Delay"
SourceType "Find Delay"
ShowPortLabels on
corrLength "300"
chgSigOP off
stopUpdate off
numConstDelay "3"
}
Block {
BlockType Reference
Name "Multipath Rayleigh\nFading Channel"
Ports [1, 1]
Position [420, 78, 500, 122]
SourceBlock "commchan2/Multipath Rayleigh\nFading Channel"
SourceType "Multipath Rayleigh Fading Channel"
ShowPortLabels on
Fd "40"
simTs "1e-6"
delayVec "[0]"
gainVecdB "[0]"
normGain on
Seed "73"
}
Block {
BlockType Reference
Name "Multipath Rayleigh\nFading Channel1"
Ports [1, 1]
Position [420, 208, 500, 252]
SourceBlock "commchan2/Multipath Rayleigh\nFading Channel"
SourceType "Multipath Rayleigh Fading Channel"
ShowPortLabels on
Fd "40"
simTs "1e-6"
delayVec "[0]"
gainVecdB "[0]"
normGain on
Seed "5430"
}
Block {
BlockType Probe
Name "Probe1"
Ports [1, 1]
Position [310, 24, 465, 56]
ProbeWidth off
ProbeComplexSignal off
}
Block {
BlockType SubSystem
Name "Subsystem"
Ports [1, 2]
Position [310, 133, 380, 197]
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
MaskDisplay "disp('Alamouti\\nSTBC')"
MaskIconFrame on
MaskIconOpaque on
MaskIconRotate "none"
MaskIconUnits "autoscale"
System {
Name "Subsystem"
Location [45, 125, 896, 739]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "In1"
Position [35, 78, 65, 92]
Port "1"
IconDisplay "Port number"
LatchInput off
Port {
PortNumber 1
Name "x2 x1"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
ShowSigGenPortName on
}
}
Block {
BlockType Demux
Name "Demux"
Ports [1, 2]
Position [100, 54, 105, 116]
BackgroundColor "black"
ShowName off
Outputs "2"
DisplayOption "bar"
Port {
PortNumber 1
Name "x1"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
ShowSigGenPortName on
}
Port {
PortNumber 2
Name "x2"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
ShowSigGenPortName on
}
}
Block {
BlockType Gain
Name "Gain"
Position [325, 245, 355, 275]
Gain "-1"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
Port {
PortNumber 1
Name "-x2*"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
ShowSigGenPortName on
}
}
Block {
BlockType Gain
Name "Gain1"
Position [540, 70, 570, 100]
Gain "1/sqrt(2)"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "Gain2"
Position [490, 345, 520, 375]
Gain "1/sqrt(2)"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Math
Name "Math\nFunction"
Ports [1, 1]
Position [265, 245, 295, 275]
Operator "conj"
}
Block {
BlockType Math
Name "Math\nFunction1"
Ports [1, 1]
Position [265, 355, 295, 385]
Operator "conj"
}
Block {
BlockType Reference
Name "Matrix\nConcatenation"
Ports [2, 1]
Position [445, 55, 495, 110]
SourceBlock "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
SourceType "Matrix Concatenation"
numInports "2"
catMethod "Vertical"
Port {
PortNumber 1
Name "x1\n-x2*"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
ShowSigGenPortName on
}
}
Block {
BlockType Reference
Name "Matrix\nConcatenation1"
Ports [2, 1]
Position [400, 330, 450, 385]
SourceBlock "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
SourceType "Matrix Concatenation"
numInports "2"
catMethod "Vertical"
Port {
PortNumber 1
Name "x2\nx1*"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
ShowSigGenPortName on
}
}
Block {
BlockType Probe
Name "Probe"
Ports [1, 1]
Position [590, 274, 745, 306]
ProbeWidth off
ProbeComplexSignal off
}
Block {
BlockType Terminator
Name "Terminator"
Position [775, 280, 795, 300]
}
Block {
BlockType Outport
Name "Out1"
Position [715, 78, 745, 92]
IconDisplay "Port number"
BusOutputAsStruct off
}
Block {
BlockType Outport
Name "Out2"
Position [720, 353, 750, 367]
Port "2"
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
Name "x2"
Labels [0, 0]
SrcBlock "Demux"
SrcPort 2
Points [40, 0; 0, 160; 80, 0]
Branch {
DstBlock "Math\nFunction"
DstPort 1
}
Branch {
Points [0, 85]
DstBlock "Matrix\nConcatenation1"
DstPort 1
}
}
Line {
SrcBlock "Math\nFunction"
SrcPort 1
DstBlock "Gain"
DstPort 1
}
Line {
Name "x2 x1"
Labels [0, 0]
SrcBlock "In1"
SrcPort 1
DstBlock "Demux"
DstPort 1
}
Line {
Name "x1"
Labels [0, 0]
SrcBlock "Demux"
SrcPort 1
Points [40, 0; 55, 0]
Branch {
Points [0, 0]
DstBlock "Matrix\nConcatenation"
DstPort 1
}
Branch {
Points [0, 300]
DstBlock "Math\nFunction1"
DstPort 1
}
}
Line {
Name "-x2*"
Labels [0, 0]
SrcBlock "Gain"
SrcPort 1
Points [30, 0; 0, -165]
DstBlock "Matrix\nConcatenation"
DstPort 2
}
Line {
Name "x1\n-x2*"
Labels [0, 0]
SrcBlock "Matrix\nConcatenation"
SrcPort 1
DstBlock "Gain1"
DstPort 1
}
Line {
SrcBlock "Math\nFunction1"
SrcPort 1
DstBlock "Matrix\nConcatenation1"
DstPort 2
}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -