t2r1stbc.mdl

宽带无线通信中各种可能的调制解调编译码程序

	    DstBlock		    "Probe"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Probe"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem1"
      Ports		      [3, 2]
      Position		      [655, 150, 730, 230]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"Subsystem1"
	Location		[96, 101, 948, 708]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [35, 128, 65, 142]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [35, 313, 65, 327]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "h1"
	    PropagatedSignals	    "h1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [30, 403, 60, 417]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	  Port {
	    PortNumber		    1
	    Name		    "h2"
	    PropagatedSignals	    "h2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  Ports			  [2, 1]
	  Position		  [600, 133, 635, 197]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "x1~"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  Ports			  [2, 1]
	  Position		  [600, 453, 635, 517]
	  Inputs		  "+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutScaling		  "2^-10"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "x2~"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer"
	  Ports			  [1, 1]
	  Position		  [105, 105, 135, 165]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "64"
	  V			  "0"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer1"
	  Ports			  [1, 1]
	  Position		  [105, 290, 135, 350]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "64"
	  V			  "0"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Buffer2"
	  Ports			  [1, 1]
	  Position		  [105, 380, 135, 440]
	  SourceBlock		  "dspbuff3/Buffer"
	  SourceType		  "Buffer"
	  N			  "64"
	  V			  "0"
	  ic			  "0"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction"
	  Ports			  [1, 1]
	  Position		  [365, 145, 395, 175]
	  Operator		  "conj"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction1"
	  Ports			  [1, 1]
	  Position		  [325, 220, 355, 250]
	  Operator		  "conj"
	}
	Block {
	  BlockType		  Math
	  Name			  "Math\nFunction2"
	  Ports			  [1, 1]
	  Position		  [435, 395, 465, 425]
	  Operator		  "conj"
	}
	Block {
	  BlockType		  Probe
	  Name			  "Probe"
	  Ports			  [1, 1]
	  Position		  [365, 34, 520, 66]
	  ProbeWidth		  off
	  ProbeComplexSignal	  off
	}
	Block {
	  BlockType		  Probe
	  Name			  "Probe1"
	  Ports			  [1, 1]
	  Position		  [570, 329, 725, 361]
	  ProbeWidth		  off
	  ProbeComplexSignal	  off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [500, 121, 535, 174]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product1"
	  Ports			  [2, 1]
	  Position		  [500, 221, 535, 274]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product2"
	  Ports			  [2, 1]
	  Position		  [500, 371, 535, 424]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Product3"
	  Ports			  [2, 1]
	  Position		  [500, 471, 535, 524]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix"
	  Ports			  [1, 1]
	  Position		  [195, 115, 245, 155]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "First"
	  RowStartIndex		  "1"
	  RowEndMode		  "Index"
	  RowEndIndex		  "32"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortNumber		    1
	    Name		    "r1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix1"
	  Ports			  [1, 1]
	  Position		  [195, 215, 245, 255]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "Index"
	  RowStartIndex		  "33"
	  RowEndMode		  "Last"
	  RowEndIndex		  "32"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	  Port {
	    PortNumber		    1
	    Name		    "r2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	    ShowSigGenPortName	    on
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix2"
	  Ports			  [1, 1]
	  Position		  [195, 300, 245, 340]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "First"
	  RowStartIndex		  "1"
	  RowEndMode		  "Index"
	  RowEndIndex		  "32"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Submatrix3"
	  Ports			  [1, 1]
	  Position		  [195, 390, 245, 430]
	  SourceBlock		  "dspmtrx3/Submatrix"
	  SourceType		  "Submatrix"
	  RowSpan		  "Range of rows"
	  RowStartMode		  "First"
	  RowStartIndex		  "1"
	  RowEndMode		  "Index"
	  RowEndIndex		  "32"
	  ColSpan		  "Range of columns"
	  ColStartMode		  "First"
	  ColStartIndex		  "1"
	  ColEndMode		  "Last"
	  ColEndIndex		  "1"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [550, 40, 570, 60]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [755, 335, 775, 355]
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [680, 158, 710, 172]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [690, 478, 720, 492]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Buffer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Submatrix"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Submatrix1"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "r1"
	  Labels		  [0, 0]
	  SrcBlock		  "Submatrix"
	  SrcPort		  1
	  Points		  [0, 0; 45, 0]
	  Branch {
	    Points		    [155, 0]
	    Branch {
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 250]
	      DstBlock		      "Product2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Probe"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "r2"
	  Labels		  [0, 0]
	  SrcBlock		  "Submatrix1"
	  SrcPort		  1
	  DstBlock		  "Math\nFunction1"
	  DstPort		  1
	}
	Line {
	  Name			  "h1"
	  Labels		  [0, 0]
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Buffer1"
	  DstPort		  1
	}
	Line {
	  Name			  "h2"
	  Labels		  [0, 0]
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Buffer2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction"
	  SrcPort		  1
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  Name			  "x1~"
	  Labels		  [0, 0]
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Math\nFunction1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Product1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 250]
	    DstBlock		    "Product3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Product1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -70]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Math\nFunction2"
	  SrcPort		  1
	  DstBlock		  "Product2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Product2"
	  SrcPort		  1
	  Points		  [25, 0; 0, 70]
	  DstBlock		  "Add1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product3"
	  SrcPort		  1
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  Name			  "x2~"
	  Labels		  [0, 0]
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Probe"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Probe1"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer1"
	  SrcPort		  1
	  DstBlock		  "Submatrix2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Buffer2"
	  SrcPort		  1
	  DstBlock		  "Submatrix3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Submatrix2"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, -160]
	    DstBlock		    "Math\nFunction"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 190]
	    DstBlock		    "Product3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Submatrix3"
	  SrcPort		  1
	  Points		  [160, 0]
	  Branch {
	    DstBlock		    "Math\nFunction2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -85]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Probe1"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Subsystem2"
      Ports		      [2, 1]
      Position		      [760, 150, 860, 230]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp('Maximumlikelihood\\nEstimation')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Subsystem2"
	Location		[357, 190, 735, 437]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [55, 68, 85, 82]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [55, 108, 85, 122]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nConcatenation"
	  Ports			  [2, 1]
	  Position		  [140, 56, 190, 134]
	  SourceBlock		  "simulink/Math\nOperations/Matrix\nConcatena"
"tion"
	  SourceType		  "Matrix Concatenation"
	  numInports		  "2"
	  catMethod		  "Vertical"
	}
	Block {
	  BlockType		  Outport