📄 hardware.lst
字号:
/////////////////////////////////////////////////////////////////
// Note: This register map to the P_INT_Ctrl(0x7010)
// User's interrupt setting have to combine with this register
// while co-work with SACM library.
//
// See. following function for example:
// F_SP_SACM_A2000_Init_:
// F_SP_SACM_S480_Init_:
// F_SP_SACM_S240_Init_:
// F_SP_SACM_MS01_Init_:
// F_SP_SACM_DVR_Init_:
//////////////////////////////////////////////////
000001AB .IRAM
.PUBLIC R_InterruptStatus
000001AB 00 00 .VAR R_InterruptStatus = 0 //
//////////////////////////////////////////////////
.DEFINE C_RampDelayTime 32
.DEFINE C_QueueSize 144
000001AC 00 00 .VAR R_Queue
000001AD 00 00 00 00 .DW C_QueueSize-1 DUP(0)
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00 00 00
00 00
0000023C 00 00 .VAR R_ReadIndex
0000023D 00 00 .VAR R_WriteIndex
00008AC4 .CODE
///////////////////////////////////////////
// Function: Initial Queue
// Destory: R1,r2
///////////////////////////////////////////
_SP_InitQueue: .PROC
_SP_InitQueue_A2000:
_SP_InitQueue_S480:
_SP_InitQueue_S240:
_SP_InitQueue_MS01:
_SP_InitQueue_DVR:
F_SP_InitQueue_A2000:
F_SP_InitQueue_S480:
F_SP_InitQueue_S240:
F_SP_InitQueue_MS01:
F_SP_InitQueue_DVR:
F_SP_InitQueue:
00008AC4 09 93 AC 01 r1 = R_Queue
00008AC6 40 94 r2 = 0
L_ClearQueueLoop?:
00008AC7 D1 D4 [r1++] = r2
00008AC8 09 43 3C 02 cmp r1, R_Queue+C_QueueSize
00008ACA 44 4E jne L_ClearQueueLoop?
00008ACB 40 92 r1 = 0
00008ACC 19 D3 3C 02 [R_ReadIndex] = r1
00008ACE 19 D3 3D 02 [R_WriteIndex] = r1
00008AD0 90 9A RETF
.ENDP
///////////////////////////////////////////
// Function: Get a data form Queue
// Output: R1: Data
// R2: return value
// Destory: R1,R2
///////////////////////////////////////////
F_SP_ReadQueue_A2000:
F_SP_ReadQueue_S480:
F_SP_ReadQueue_S240:
F_SP_ReadQueue_MS01:
F_SP_ReadQueue_DVR:
F_SP_ReadQueue:
00008AD1 12 95 3C 02 r2 = [R_ReadIndex]
00008AD3 12 45 3D 02 cmp r2,[R_WriteIndex]
00008AD5 0D 5E je L_RQ_QueueEmpty
00008AD6 0A 05 AC 01 r2 += R_Queue // get queue data address
00008AD8 C2 92 r1 = [r2]
00008AD9 12 95 3C 02 r2 = [R_ReadIndex]
00008ADB 41 04 r2 += 1
00008ADC 0A 45 90 00 cmp r2, C_QueueSize
00008ADE 01 4E jne L_RQ_NotQueueBottom
00008ADF 40 94 r2 = 0
L_RQ_NotQueueBottom:
00008AE0 1A D5 3C 02 [R_ReadIndex] = r2
//r2 = 0x0000 // get queue data
00008AE2 90 9A retf
L_RQ_QueueEmpty:
//r2 = 0x8000 // queue empty
00008AE3 90 9A retf
///////////////////////////////////////////
// Function: Get a data from Queue but do
// not change queue index
// R1: output
// Destory: R1,R2
///////////////////////////////////////////
F_SP_ReadQueue_NIC:
F_SP_ReadQueue_NIC_A2000:
F_SP_ReadQueue_NIC_S480:
F_SP_ReadQueue_NIC_S240:
F_SP_ReadQueue_NIC_MS01:
F_SP_ReadQueue_NIC_DVR:
00008AE4 12 95 3C 02 r2 = [R_ReadIndex]
00008AE6 12 45 3D 02 cmp r2,[R_WriteIndex]
00008AE8 03 5E je L_RQ_QueueEmpty?
00008AE9 0A 05 AC 01 r2 += R_Queue // get queue data index
00008AEB C2 92 r1 = [r2]
L_RQ_QueueEmpty?:
00008AEC 90 9A RETF
///////////////////////////////////////////
// Function: Put a data to Queue
// R1: Input
// Destory: R1,R2
///////////////////////////////////////////
F_SP_WriteQueue_A2000:
F_SP_WriteQueue_S480:
F_SP_WriteQueue_S240:
F_SP_WriteQueue_MS01:
F_SP_WriteQueue_DVR:
F_SP_WriteQueue:
00008AED 12 95 3D 02 r2 = [R_WriteIndex] // put data to queue
00008AEF 0A 05 AC 01 r2 += R_Queue
00008AF1 C2 D2 [r2] = r1
00008AF2 12 95 3D 02 r2 = [R_WriteIndex]
00008AF4 41 04 r2 += 1
00008AF5 0A 45 90 00 cmp r2, C_QueueSize
00008AF7 01 4E jne L_WQ_NotQueueBottom
00008AF8 40 94 r2 = 0
L_WQ_NotQueueBottom:
00008AF9 1A D5 3D 02 [R_WriteIndex] = r2
00008AFB 90 9A RETF
///////////////////////////////////////////
// Function: Test Queue Status
// o/p: R1
// Destory: R1
///////////////////////////////////////////
F_SP_TestQueue_A2000:
F_SP_TestQueue_S480:
F_SP_TestQueue_S240:
F_SP_TestQueue_MS01:
F_SP_TestQueue_DVR:
F_SP_TestQueue:
//... Test Queue Empty ...
00008AFC 11 93 3C 02 r1 = [R_ReadIndex]
00008AFE 11 43 3D 02 cmp r1,[R_WriteIndex]
00008B00 12 5E je L_TQ_QueueEmpty
//... Test Queue Full ...
00008B01 11 93 3C 02 r1 = [R_ReadIndex] // For N Queue Full: 1.R=0 and W=N-1 2. R<>0 and W=R-1
00008B03 05 4E jnz L_TQ_JudgeCond2
00008B04 11 93 3D 02 r1 = [R_WriteIndex]
00008B06 09 43 8F 00 cmp r1, C_QueueSize-1 // Cond1
00008B08 08 5E je L_TQ_QueueFull
L_TQ_JudgeCond2:
00008B09 11 93 3C 02 r1 = [R_ReadIndex]
00008B0B 41 22 r1 -=1
00008B0C 11 43 3D 02 cmp r1,[R_WriteIndex]
00008B0E 02 5E je L_TQ_QueueFull
00008B0F 40 92 r1 = 0 // not Full, not empty
00008B10 90 9A retf
L_TQ_QueueFull:
00008B11 41 92 r1 = 1 // full
00008B12 90 9A retf
L_TQ_QueueEmpty:
00008B13 42 92 r1 = 2 // empty
00008B14 90 9A retf
///////////////////////////////////////////////////////////////////////////////
// Function: The partial code of hardware setting of SACM_A2000_Initial()
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -