📄 cdma32.mdl
字号:
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
Interpolate on
}
Block {
BlockType Outport
Port "1"
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType Product
Inputs "2"
Multiplication "Element-wise(.*)"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType RelationalOperator
Operator ">="
InputSameDT on
LogicOutDataTypeMode "Logical (see Configuration Parameters: Optimiza"
"tion)"
LogicDataType "uint(8)"
ZeroCross on
SampleTime "-1"
}
Block {
BlockType Scope
Floating off
ModelBased off
TickLabels "OneTimeTick"
ZoomMode "on"
Grid "on"
TimeRange "auto"
YMin "-5"
YMax "5"
SaveToWorkspace off
SaveName "ScopeData"
LimitDataPoints on
MaxDataPoints "5000"
Decimation "1"
SampleInput off
SampleTime "0"
}
Block {
BlockType "S-Function"
FunctionName "system"
PortCounts "[]"
SFunctionModules "''"
}
Block {
BlockType SubSystem
ShowPortLabels on
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
Block {
BlockType Sum
IconShape "rectangular"
Inputs "++"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType Trigonometry
Operator "sin"
OutputSignalType "auto"
SampleTime "-1"
}
Block {
BlockType UnitDelay
X0 "0"
SampleTime "1"
StateMustResolveToSignalObject off
RTWStateStorageClass "Auto"
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Helvetica"
FontSize 10
FontWeight "normal"
FontAngle "normal"
}
LineDefaults {
FontName "Helvetica"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "CDMA32"
Location [2, 78, 1278, 749]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "AWGN\nChannel"
Ports [1, 1]
Position [635, 194, 715, 236]
ShowName off
SourceBlock "commchan2/AWGN\nChannel"
SourceType "AWGN Channel"
ShowPortLabels on
seed "67"
noiseMode "Signal to noise ratio (SNR)"
EbNodB "10"
EsNodB "10"
SNRdB "0"
bitsPerSym "1"
Ps "1"
Tsym "1"
variance "1"
}
Block {
BlockType Reference
Name "BPSK\nModulator\nBaseband1"
Ports [1, 1]
Position [205, 198, 275, 242]
ShowName off
SourceBlock "commdigbbndpm2/BPSK\nModulator\nBaseband"
SourceType "BPSK Modulator Baseband"
ShowPortLabels on
Ph "0"
numSamp "1"
}
Block {
BlockType Reference
Name "BPSK\nModulator\nBaseband2"
Ports [1, 1]
Position [205, 108, 275, 152]
ShowName off
SourceBlock "commdigbbndpm2/BPSK\nModulator\nBaseband"
SourceType "BPSK Modulator Baseband"
ShowPortLabels on
Ph "0"
numSamp "1"
}
Block {
BlockType Reference
Name "Bernoulli Binary\nGenerator"
Ports [0, 1]
Position [85, 108, 165, 152]
ShowName off
FontName "Arial"
SourceBlock "commrandsrc2/Bernoulli Binary\nGenerator"
SourceType "Bernoulli Binary Generator"
ShowPortLabels on
P "0.5"
seed "61"
Ts "(1e-6)*63"
frameBased on
sampPerFrame "1"
orient off
}
Block {
BlockType Reference
Name "PN Sequence\nGenerator"
Ports [0, 1]
Position [85, 198, 165, 242]
ShowName off
SourceBlock "commseqgen2/PN Sequence\nGenerator"
SourceType "PN Sequence Generator"
poly "[1 0 0 0 0 1 1]"
ini_sta "[0 0 0 0 0 1]"
shift "0"
Ts "1e-6"
frameBased on
sampPerFrame "63"
reset off
}
Block {
BlockType Product
Name "Product"
Ports [2, 1]
Position [360, 162, 390, 193]
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Product
Name "Product1"
Ports [2, 1]
Position [550, 197, 580, 228]
ShowName off
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Reference
Name "Raised Cosine\nTransmit Filter"
Ports [1, 1]
Position [420, 158, 500, 202]
ShowName off
SourceBlock "commfilt2/Raised Cosine\nTransmit Filter"
SourceType "Raised Cosine Transmit Filter"
ShowPortLabels on
filtType "Square root"
D "4"
R "0.2"
sampMode "Frame-based"
N "9"
checkGain "Normalized"
filterGain "1"
checkCoeff off
variableName "rcTxFilt"
launchFVT off
}
Block {
BlockType Scope
Name "Scope"
Ports [1]
Position [870, 185, 930, 245]
BackgroundColor "lightBlue"
Location [6, 56, 1030, 750]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
TimeRange "1"
YMin "0"
YMax "150"
DataFormat "StructureWithTime"
}
Block {
BlockType Reference
Name "Sine Wave"
Ports [0, 1]
Position [430, 233, 475, 277]
SourceBlock "dspsrcs4/Sine Wave"
SourceType "Sine Wave"
Amplitude "1"
Frequency "5000"
Phase "pi/2"
SampleMode "Discrete"
OutComplex "Real"
CompMethod "Trigonometric fcn"
TableSize "Speed"
SampleTime "(1e-6)/9"
SamplesPerFrame "63*9"
additionalParams off
allowOverrides on
dataType "double"
wordLen "16"
udDataType "sfix(16)"
fracBitsMode "Best precision"
numFracBits "15"
ResetState "Restart at time zero"
}
Block {
BlockType SubSystem
Name "frequency-syn"
Ports [1, 1]
Position [755, 175, 825, 255]
BackgroundColor "lightBlue"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "frequency-syn"
Location [91, 82, 1137, 775]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "In1"
Position [40, 258, 70, 272]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Abs
Name "Abs"
Position [735, 320, 765, 350]
ShowName off
SaturateOnIntegerOverflow off
}
Block {
BlockType Reference
Name "BPSK\nModulator\nBaseband1"
Ports [1, 1]
Position [275, 447, 335, 483]
ShowName off
SourceBlock "commdigbbndpm2/BPSK\nModulator\nBaseband"
SourceType "BPSK Modulator Baseband"
ShowPortLabels on
Ph "0"
numSamp "1"
}
Block {
BlockType Reference
Name "Buffer1"
Ports [1, 1]
Position [200, 205, 235, 255]
Orientation "left"
NamePlacement "alternate"
ShowName off
SourceBlock "dspbuff3/Buffer"
SourceType "Buffer"
N "567"
V "0"
ic "1"
}
Block {
BlockType Reference
Name "Buffer2"
Ports [1, 1]
Position [200, 275, 235, 325]
Orientation "left"
NamePlacement "alternate"
ShowName off
SourceBlock "dspbuff3/Buffer"
SourceType "Buffer"
N "567"
V "0"
ic "0"
}
Block {
BlockType Reference
Name "Delay"
Ports [1, 1]
Position [385, 447, 420, 483]
SourceBlock "dspsigops/Delay"
SourceType "Delay"
dly_unit "Samples"
delay "8"
ic_detail off
dif_ic_for_ch off
dif_ic_for_dly off
ic "0"
reset_popup "None"
}
Block {
BlockType Reference
Name "Discrete-Time\nVCO2"
Ports [1, 1]
Position [310, 207, 400, 253]
Orientation "left"
NamePlacement "alternate"
ShowName off
FontName "Arial"
SourceBlock "commsynccomp2/Discrete-Time\nVCO"
SourceType "Discrete-Time VCO"
ShowPortLabels on
Ac "1"
Fc "100"
Kc "1"
Ph "0"
ts "(1e-6)/9"
}
Block {
BlockType Reference
Name "Discrete-Time\nVCO4"
Ports [1, 1]
Position [310, 277, 400, 323]
Orientation "left"
NamePlacement "alternate"
ShowName off
FontName "Arial"
SourceBlock "commsynccomp2/Discrete-Time\nVCO"
SourceType "Discrete-Time VCO"
ShowPortLabels on
Ac "1"
Fc "100"
Kc "1"
Ph "pi/2"
ts "(1e-6)/9"
}
Block {
BlockType SubSystem
Name "Loop Filter"
Ports [1, 1]
Position [505, 244, 605, 286]
Orientation "left"
TreatAsAtomicUnit off
MinAlgLoopOccurrences off
RTWSystemCode "Auto"
System {
Name "Loop Filter"
Location [0, 82, 1016, 775]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "In1"
Position [35, 103, 65, 117]
Port "1"
IconDisplay "Port number"
LatchInput off
}
Block {
BlockType Sum
Name "Add"
Ports [2, 1]
Position [210, 102, 240, 133]
ShowName off
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutScaling "2^-10"
SaturateOnIntegerOverflow off
}
Block {
BlockType Sum
Name "Add1"
Ports [2, 1]
Position [350, 97, 380, 128]
ShowName off
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
OutScaling "2^-10"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -