⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mcbsp_inti.c

📁 合众达系列DSP的MCBSP程序
💻 C
📖 第 1 页 / 共 2 页
字号:
                                   (FSG)is generated only after the receive
                                   frame synchronization signal(FSR)is detected.
                                   Also,the frame period (FPER) is a don抰 care 
                                   because the period is dictated by the external
                                   frame sync pulse.                            */
                             
    MCBSP_SRGR_CLKSP_RISING,/* CLKS polarity clock edge select(CLKSP)
                              MCBSP_SRGR_CLKSP_RISING  - The rising edge of CLKS 
                                   generates CLKG and FSG.
                              MCBSP_SRGR_CLKSP_FALLING - The falling edge of CLKS
                                   generates CLKG and FSG.                      */
    MCBSP_SRGR_CLKSM_INTERNAL,/* MCBSP sample rate generator clock mode(CLKSM)
                              MCBSP_SRGR_CLKSM_CLKS   - The sample rate generator
                                   clock is derived from CLKS. 
                              MCBSP_SRGR_CLKSM_intERNAL - (Default value) The
                                   sample rate generator clock is derived from
                                   the internal clock source.                   */

    MCBSP_SRGR_FSGM_DXR2XSR,/*Sample rate generator transmit frame synchronization
                               mode.(FSGM)
                              MCBSP_SRGR_FSGM_DXR2XSR  - The transmit frame sync
                                   signal (FSX) is generated on every DXR to XSR
                                   copy.                                                        
                              MCBSP_SRGR_FSGM_FSG      - The transmit frame sync
                                   signal is driven by the sample rate generator
                                   frame sync signal, FSG.                      */
   
    MCBSP_SRGR_FPER_OF(0),/* Frame period(FPER)
                              Valid values: 0 to 4095                           */    
    
    MCBSP_SRGR_FWID_OF(180),/* Frame width(FWID)
                              Valid values: 0 to 255                            */
                              
    MCBSP_SRGR_CLKGDV_OF(180)/* Sample rate generator clock divider(CLKGDV)
                              Valid values: 0 to 255                            */
    
  ),
  
  MCBSP_MCR_DEFAULT, /* Using default value of MCR register */
  MCBSP_RCER_DEFAULT,/* Using default value of RCER register */
  MCBSP_XCER_DEFAULT,/* Using default value of XCER register */
  
  /* serial port pin control register(PCR) */
  MCBSP_PCR_RMK(   
  
    MCBSP_PCR_XIOEN_SP, /* Transmitter in general-purpose I/O mode - only when 
                           XRST = 0 in SPCR - (XIOEN)
                           MCBSP_PCR_XIOEN_SP    -  CLKS pin is not a general 
                                purpose input. DX pin is not a general purpose
                                output.FSX and CLKX are not general-purpose I/Os.
                           MCBSP_PCR_XIOEN_GPIO  -  CLKS pin is a general-purpose
                                input. DX pin is a general-purpose output. 
                                FSX and CLKX are general-purpose I/Os. These
                                serial port pins do not perform serial port
                                operation.                                     */
    MCBSP_PCR_RIOEN_SP, /* Receiver in general-purpose I/O mode - only when 
                           RRST = 0 in SPCR -(RIOEN)
                           MCBSP_PCR_RIOEN_SP    - DR and CLKS pins are not 
                                general-purpose inputs. FSR and CLKR are not 
                                general-purpose I/Os and perform serial port 
                                operation.
                           MCBSP_PCR_RIOEN_GPIO  - DR and CLKS pins are 
                                general-purpose inputs. FSR and CLKR are 
                                general-purpose I/Os. These serial port pins do
                                not perform serial port operation.            */  
    MCBSP_PCR_FSXM_INTERNAL, /* Transmit frame synchronization mode(FSXM)
                             MCBSP_PCR_FSXM_EXTERNAL - Frame synchronization 
                                  signal is provided by an external source. FSX
                                  is an input pin. 
                             MCBSP_PCR_FSXM_intERNAL - Frame synchronization 
                                  generation is determined by the sample rate 
                                  generator frame synchronization mode bit FSGM
                                  in the SRGR.                                */
    
    MCBSP_PCR_FSRM_EXTERNAL, /* Receive frame synchronization mode (FSRM)
                             MCBSP_PCR_FSRM_EXTERNAL  - Frame synchronization 
                                  signals are generated by an external device.
                                  FSR is an input pin.                              
                             MCBSP_PCR_FSRM_intERNAL  - Frame synchronization 
                                  signals are generated internally by the sample
                                  rate generator. FSR is an output pin except 
                                  when GSYNC = 1 in SRGR.                     */     
     MCBSP_PCR_CLKXM_OUTPUT, /* Transmitter clock mode (CLKXM)
                             MCBSP_PCR_CLKXM_INPUT    -  Transmitter clock is 
                                  driven by an external clock with CLKX as an
                                  input pin.
                             MCBSP_PCR_CLKXM_OUTPUT   - CLKX is an output pin
                                   and is driven by the internal sample rate
                                   generator.
                             
                             During SPI mode :
                             MCBSP_PCR_CLKXM_INPUT    -  McBSP is a slave and 
                                  (CLKX) is driven by the SPI master in the 
                                   system. CLKR is internally driven by CLKX.
                             MCBSP_PCR_CLKXM_OUTPUT   - McBSP is a master and 
                                  generates the transmitter clock (CLKX) to
                                  drive its receiver clock (CLKR) and the shift
                                  clock of the SPI-compliant slaves in the 
                                  system.                                     */  
    MCBSP_PCR_CLKRM_INPUT, /* Receiver clock mode (CLKRM)
                              
                              Case 1: Digital loopback mode not set in SPCR
                              
                              MCBSP_PCR_CLKRM_INPUT - Receive clock (CLKR) is 
                                   an input driven by an external clock.
                                   
                              MCBSP_PCR_CLKRM_OUTPUT -  CLKR is an output pin 
                                   and is driven by the sample rate generator.
                              
                              Case 2: Digital loopback mode set  in SPCR
                              
                              MCBSP_PCR_CLKRM_INPUT - Receive clock  is driven
                                   by the transmit clock (CLKX), which is based
                                   on the CLKXM bit in PCR. CLKR is in high 
                                   impedance.
                              MCBSP_PCR_CLKRM_INPUT - CLKR is an output pin and
                                   is driven by the transmit clock. The transmit
                                   clock is derived from CLKXM bit in the PCR.*/
    
    
    MCBSP_PCR_CLKSSTAT_0, /*  CLKS pin status(CLKSSTAT)
                              MCBSP_PCR_CLKSSTAT_0  
                              MCBSP_PCR_CLKSSTAT_1                            */
    
    MCBSP_PCR_DXSTAT_0,   /*  DX pin status(DXSTAT)
                              MCBSP_PCR_DXSTAT_0
                              MCBSP_PCR_DXSTAT_1                              */
    
    MCBSP_PCR_FSXP_ACTIVEHIGH, /* Transmit frame synchronization polarity(FSXP)
                              MCBSP_PCR_FSXP_ACTIVEHIGH - Frame synchronization
                                       pulse FSX is active high
                              MCBSP_PCR_FSXP_ACTIVELOW  - Frame synchronization
                                   pulse FSX is active low                    */
    MCBSP_PCR_FSRP_ACTIVEHIGH, /* Receive frame synchronization polarity(FSRP)
                              MCBSP_PCR_FSRP_ACTIVEHIGH - Frame synchronization
                                   pulse FSR is active high
                              MCBSP_PCR_FSRP_ACTIVELOW  - Frame synchronization 
                                   pulse FSR is active low                    */
    MCBSP_PCR_CLKXP_RISING, /* Transmit clock polarity(CLKXP)
                              MCBSP_PCR_CLKXP_RISING - Transmit data driven on 
                                   rising edge of CLKX
                              MCBSP_PCR_CLKXP_FALLING - Transmit data driven on
                                    falling edge of CLKX                      */
    MCBSP_PCR_CLKRP_FALLING /* Receive clock polarity(CLKRP)
                              MCBSP_PCR_CLKRP_FALLING - Receive data sampled on
                                   falling edge of CLKR
                              MCBSP_PCR_CLKRP_RISING - Receive data sampled on
                                    rising edge of CLKR                       */
  )
}; 
/**********************************************************************************/
extern far void vectors();
/* ---------------------------------------------------------------------------*/    
/***********************************************************************/
/*	函数声明:	MCBSP初始化,开、关中断                                */
/***********************************************************************/
void McBSP_int()
{
     
  /* Let's open up serial port 0 */
    hMcbsp = MCBSP_open(MCBSP_DEV0, MCBSP_OPEN_RESET);
  
  /* We'll set it up for digital loopback, 32bit mode. We have   */
  /* to setup the sample rate generator to allow self clocking.  */
    MCBSP_config(hMcbsp,&ConfigLoopback);

  /* Now that the port is setup, let's enable it in steps. */
    MCBSP_start(hMcbsp,MCBSP_RCV_START | MCBSP_XMIT_START |
   					 MCBSP_SRGR_START| MCBSP_SRGR_FRAMESYNC,
   			  MCBSP_SRGR_DEFAULT_DELAY);
}
void interupt_inti()
{
/* Disable interrupt. */
	IRQ_globalDisable();
	IRQ_RSET(EXTPOL,0x0F);
	IRQ_setVecs(vectors);     /* point to the IRQ vector table	*/
    IRQ_map(IRQ_EVT_EXTINT6,6);
	IRQ_disable(IRQ_EVT_EXTINT6);
	IRQ_clear(IRQ_EVT_EXTINT6);    
	/* Enable interrupt */
  	IRQ_enable(IRQ_EVT_EXTINT6);
  	IRQ_globalEnable();       /* Globally enable interrupts       */ 
  	IRQ_nmiEnable();          /* Enable NMI interrupt */  
}
/***********************************************************************/
/*	函数声明:	MCBSP数据发送; 发送命令帧时用此函数                    */
/*                                                                     */
/*	函数功能:	每次发送一帧的长度                                     */
/*                                                                     */
/*	参数:		addr,发送数据的地址                                    */
/***********************************************************************/
void mcbsp_tx(unsigned short * addr)
{
	int tempdata,tempnum;
	unsigned short check = 0;

    for(tempnum=0;tempnum<(FRAMLONGTH-1);tempnum++)
	{
	    tempdata=*(addr++);
	    check=check^tempdata;	 
    	while (!MCBSP_xrdy(hMcbsp));                       
    	    MCBSP_write32(hMcbsp,tempdata);
   	}
	if(tempnum==(FRAMLONGTH-1))
    {
    	*addr=check;
    	while (!MCBSP_xrdy(hMcbsp));                       
            MCBSP_write32(hMcbsp,check);
    }
	tempnum=0; 
}
/*******************************************************/
/*数据发送函数: Word_send                             */
/*******************************************************/                                    
/////////////////////////////////////////////////////////////////////////
Mcbsp_wordsend( int d_sam,unsigned short *Buffer,unsigned short type)
{   
    psend=(PMcbspForDec6713)(&mcbspx[0]);   
    psend->Length=FRAMLONGTH;
    psend->Type=type;
    psend->Mutul=FRAME_SING;
    psend->Data[0]=d_sam;
    for(k=0;k<d_sam;k++)
    {
       temp_strl=*(Buffer+k); 
	   temp_strh =temp_strl*256;
	   temp_strl=*(Buffer+k)/256;
	   temp_strh=(temp_strh|temp_strl);
	   psend->Data[1+k]=temp_strh;
    }
    mcbsp_tx((unsigned short *)psend);
    
      
}
/*******************************************************/
/*数据发送函数: Data_send                             */
/*******************************************************/                                    
/////////////////////////////////////////////////////////////////////////
Mcbsp_Datasend( int d_sam,unsigned short *Buffer,unsigned short type)
{   
    psend=(PMcbspForDec6713)(&mcbspx[0]);   
    psend->Length=FRAMLONGTH;
    psend->Type=type;
    psend->Mutul=FRAME_SING;
    psend->Data[0]=d_sam;
    for(k=0;k<d_sam;k++)
	   psend->Data[1+k]=*(Buffer+k);
    mcbsp_tx((unsigned short *)psend);         
}
/*******************************************************/
/* mcbspx的初始化: inti_mcbspx                        */
/*******************************************************/  
void inti_mcbspx()
{
   for(k=0;k<FRAMLONGTH;k++)
	    mcbspx[k]=0;
}	
/***********************************************************************/
//	No	more
/***********************************************************************/

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -