proj.fit.summary

来自「基于QuartusII的LCD1602-Verilog 源代码」· SUMMARY 代码 · 共 17 行

SUMMARY
17
字号
Fitter Status : Successful - Wed Dec 17 09:37:28 2008
Quartus II Version : 7.2 Build 207 03/18/2008 SP 3 SJ Full Version
Revision Name : Proj
Top-level Entity Name : lcd_test
Family : Cyclone II
Device : EP2C5Q208C8
Timing Models : Final
Total logic elements : 142 / 4,608 ( 3 % )
    Total combinational functions : 142 / 4,608 ( 3 % )
    Dedicated logic registers : 42 / 4,608 ( < 1 % )
Total registers : 42
Total pins : 14 / 142 ( 10 % )
Total virtual pins : 0
Total memory bits : 0 / 119,808 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 26 ( 0 % )
Total PLLs : 0 / 2 ( 0 % )

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?