⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 ad0820.map.qmsg

📁 2008年北京市大学生电子设计竞赛程序源代码[测频率
💻 QMSG
📖 第 1 页 / 共 4 页
字号:
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wr_rdy adc.vhd(12) " "Warning (10034): Output port \"wr_rdy\" at adc.vhd(12) has no driver" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[0\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[1\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[2\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[3\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[4\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[5\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[6\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] adc.vhd(26) " "Info (10041): Inferred latch for \"data_out\[7\]\" at adc.vhd(26)" {  } { { "adc.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adc.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_half clk_half:inst4 " "Info: Elaborating entity \"clk_half\" for hierarchy \"clk_half:inst4\"" {  } { { "ad0820.bdf" "inst4" { Schematic "E:/北邮最终下载程序/5.33/ad0820/ad0820.bdf" { { -80 0 96 16 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "df df:inst5 " "Info: Elaborating entity \"df\" for hierarchy \"df:inst5\"" {  } { { "ad0820.bdf" "inst5" { Schematic "E:/北邮最终下载程序/5.33/ad0820/ad0820.bdf" { { 64 -24 96 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_save df.vhd(23) " "Warning (10492): VHDL Process Statement warning at df.vhd(23): signal \"sig_save\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "df.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/df.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst3 " "Info: Elaborating entity \"display\" for hierarchy \"display:inst3\"" {  } { { "ad0820.bdf" "inst3" { Schematic "E:/北邮最终下载程序/5.33/ad0820/ad0820.bdf" { { -16 704 880 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dis clk_dis:inst2 " "Info: Elaborating entity \"clk_dis\" for hierarchy \"clk_dis:inst2\"" {  } { { "ad0820.bdf" "inst2" { Schematic "E:/北邮最终下载程序/5.33/ad0820/ad0820.bdf" { { -168 592 688 -72 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vtab Vtab:inst1 " "Info: Elaborating entity \"Vtab\" for hierarchy \"Vtab:inst1\"" {  } { { "ad0820.bdf" "inst1" { Schematic "E:/北邮最终下载程序/5.33/ad0820/ad0820.bdf" { { 0 408 568 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "addbcd.vhd 2 1 " "Warning: Using design file addbcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addbcd-a1 " "Info: Found design unit 1: addbcd-a1" {  } { { "addbcd.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/addbcd.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 addbcd " "Info: Found entity 1: addbcd" {  } { { "addbcd.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/addbcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addbcd Vtab:inst1\|addbcd:ad1 " "Info: Elaborating entity \"addbcd\" for hierarchy \"Vtab:inst1\|addbcd:ad1\"" {  } { { "Vtab.vhd" "ad1" { Text "E:/北邮最终下载程序/5.33/ad0820/Vtab.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a addbcd.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at addbcd.vhd(18): object \"a\" assigned a value but never read" {  } { { "addbcd.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/addbcd.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Warning: Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-a " "Info: Found design unit 1: adder-a" {  } { { "adder.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Vtab:inst1\|addbcd:ad1\|adder:A1 " "Info: Elaborating entity \"adder\" for hierarchy \"Vtab:inst1\|addbcd:ad1\|adder:A1\"" {  } { { "addbcd.vhd" "A1" { Text "E:/北邮最终下载程序/5.33/ad0820/addbcd.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "bcdadder.vhd 2 1 " "Warning: Using design file bcdadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdadder-Na " "Info: Found design unit 1: bcdadder-Na" {  } { { "bcdadder.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/bcdadder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 bcdadder " "Info: Found entity 1: bcdadder" {  } { { "bcdadder.vhd" "" { Text "E:/北邮最终下载程序/5.33/ad0820/bcdadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdadder Vtab:inst1\|addbcd:ad1\|adder:A1\|bcdadder:U1 " "Info: Elaborating entity \"bcdadder\" for hierarchy \"Vtab:inst1\|addbcd:ad1\|adder:A1\|bcdadder:U1\"" {  } { { "adder.vhd" "U1" { Text "E:/北邮最终下载程序/5.33/ad0820/adder.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -