divide0_inst.vhd

来自「Altera的FPGA」· VHDL 代码 · 共 7 行

divide0_inst : divide0 PORT MAP (
		denom	 => denom_sig,
		numer	 => numer_sig,
		quotient	 => quotient_sig,
		remain	 => remain_sig
	);