⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 readme.mips

📁 uboot详细解读可用启动引导LINUX2.6内核
💻 MIPS
字号:
Notes for the MIPS architecture port of U-BootToolchains----------  http://www.denx.de/wiki/DULG/ELDK  ELDK < DULG < DENX  http://www.emdebian.org/crosstools.html  Embedded Debian -- Cross-development toolchains  http://buildroot.uclibc.org/  BuildrootKnown Issues------------  * Little endian build problem    If use non-ELDK toolchains, -EB will be set to CPPFLAGS. Therefore all    objects will be generated in big-endian format.  * Cache incoherency issue caused by do_bootelf_exec() at cmd_elf.c    Cache will be disabled before entering the loaded ELF image without    writing back and invalidating cache lines. This leads to cache    incoherency in most cases, unless the code gets loaded after U-Boot    re-initializes the cache. The more common uImage 'bootm' command does    not suffer this problem.    [workaround] To avoid this cache incoherency,    1) insert flush_cache(all) before calling dcache_disable(), or    2) fix dcache_disable() to do both flushing and disabling cache.  * Note that Linux users need to kill dcache_disable() in do_bootelf_exec()    or override do_bootelf_exec() not to disable I-/D-caches, because most    Linux/MIPS ports don't re-enable caches after entering kernel_entry.TODOs-----  * Probe CPU types, I-/D-cache and TLB size etc. automatically  * Secondary cache support missing  * Centralize the link directive files  * Initialize TLB entries redardless of their use  * R2000/R3000 class parts are not supported  * Limited testing across different MIPS variants  * Due to cache initialization issues, the DRAM on board must be    initialized in board specific assembler language before the cache init    code is run -- that is, initialize the DRAM in lowlevel_init().

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -