ram.mif

DW8051 Verilog VHDL 源码和文档

width = 8;
depth = 256;

address_radix = hex;
data_radix = hex;

content begin
[0..ff]: 0;

end;