fcmps.cgs

来自「这个是LINUX下的GDB调度工具的源码」· CGS 代码 · 共 601 行 · 第 1/2 页

CGS
601
字号
# frv testcase for fcmps $GRi,$GRj,$FCCi_2# mach: fr500 fr550 frv	.include "testutils.inc"	float_constants	start	load_float_constants	.global fcmpsfcmps:	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr0,fr0,fcc0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr4,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr8,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr12,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr16,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr20,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr24,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr28,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr32,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr36,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr40,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr44,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr48,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr0,fr52,fcc0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr0,fr56,fcc0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr0,fr60,fcc0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr4,fr0,fcc0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr4,fr4,fcc0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr8,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr12,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr16,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr20,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr24,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr28,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr32,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr36,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr40,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr44,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr48,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr4,fr52,fcc0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr4,fr56,fcc0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr4,fr60,fcc0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr8,fr0,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr8,fr4,fcc0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr8,fr8,fcc0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr12,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr16,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr20,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr24,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr28,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr32,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr36,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr40,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr44,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr48,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr8,fr52,fcc0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr8,fr56,fcc0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr8,fr60,fcc0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr12,fr0,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr12,fr4,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr12,fr8,fcc0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr12,fr12,fcc0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr16,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr20,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr24,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr28,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr32,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr36,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr40,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr44,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr48,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr12,fr52,fcc0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr12,fr56,fcc0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr12,fr60,fcc0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr16,fr0,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr16,fr4,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr16,fr8,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr16,fr12,fcc0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr16,fr16,fcc0	test_fcc	0x8,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr16,fr20,fcc0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr24,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr28,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr32,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr36,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr40,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr44,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr48,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr16,fr52,fcc0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr16,fr56,fcc0	test_fcc	0x1,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr16,fr60,fcc0	test_fcc	0x1,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr20,fr0,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr20,fr4,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr20,fr8,fcc0	test_fcc	0x2,0	set_fcc         0xd,0		; Set mask opposite of expected	fcmps      	fr20,fr12,fcc0	test_fcc	0x2,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr20,fr16,fcc0	test_fcc	0x8,0	set_fcc         0x7,0		; Set mask opposite of expected	fcmps      	fr20,fr20,fcc0	test_fcc	0x8,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr24,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr28,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr32,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr36,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr40,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr44,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr48,fcc0	test_fcc	0x4,0	set_fcc         0xb,0		; Set mask opposite of expected	fcmps      	fr20,fr52,fcc0	test_fcc	0x4,0	set_fcc         0xe,0		; Set mask opposite of expected	fcmps      	fr20,fr56,fcc0	test_fcc	0x1,0

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?