⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 adsmx21_defs.h

📁 基于Freescale的MX21处理器的bootloader程序
💻 H
📖 第 1 页 / 共 4 页
字号:

/*-----------------------------------------------------------------------------
       LCD Control Module                     
------------------------------------------------------------------------------*/
#define LSSAR         (*(volatile unsigned *)0x10021000)
#define LSR           (*(volatile unsigned *)0x10021004)
#define LVPWR         (*(volatile unsigned *)0x10021008)
#define LCPR          (*(volatile unsigned *)0x1002100c)
#define LCWHBR        (*(volatile unsigned *)0x10021010)
#define LCCMR         (*(volatile unsigned *)0x10021014)
#define LPCR          (*(volatile unsigned *)0x10021018)
#define LHCR          (*(volatile unsigned *)0x1002101c)
#define LVCR          (*(volatile unsigned *)0x10021020)
#define LPOR          (*(volatile unsigned *)0x10021024)
#define LSCR          (*(volatile unsigned *)0x10021028)
#define LPCCR         (*(volatile unsigned *)0x1002102c)
#define LDCR          (*(volatile unsigned *)0x10021030)
#define LRMCR         (*(volatile unsigned *)0x10021034)
#define LICR          (*(volatile unsigned *)0x10021038)
#define LIER          (*(volatile unsigned *)0x1002103c)
#define LISR          (*(volatile unsigned *)0x10021040)
#define LGWSAR        (*(volatile unsigned *)0x10021050)
#define LGWSR         (*(volatile unsigned *)0x10021054)
#define LGWVPWR       (*(volatile unsigned *)0x10021058)
#define LGWPOR        (*(volatile unsigned *)0x1002105c)
#define LGWPR         (*(volatile unsigned *)0x10021060)
#define LGWCR         (*(volatile unsigned *)0x10021064)
#define LGWDCR        (*(volatile unsigned *)0x10021068)

/*-----------------------------------------------------------------------------
       System Control Module                     
------------------------------------------------------------------------------*/
#define SIDR          (*(volatile unsigned *)0x10027804)  /* Silicon ID Register */
#define FMCR          (*(volatile unsigned *)0x10027814)  /* Function Multiplexing Control Register */
#define GPCR          (*(volatile unsigned *)0x10027818)  /* Global Perihperal Control Register */
#define WBCR          (*(volatile unsigned *)0x1002781c)  /* Well Bias Control Register */
#define DSCR1         (*(volatile unsigned *)0x10027820)  /* Driving Strength Control Register */
#define DSCR2         (*(volatile unsigned *)0x10027824)  /* Driving Strength Control Register */
#define DSCR3         (*(volatile unsigned *)0x10027828)  /* Driving Strength Control Register */
#define DSCR4         (*(volatile unsigned *)0x1002782c)  /* Driving Strength Control Register */
#define DSCR5         (*(volatile unsigned *)0x10027830)  /* Driving Strength Control Register */
#define DSCR6         (*(volatile unsigned *)0x10027834)  /* Driving Strength Control Register */
#define DSCR7         (*(volatile unsigned *)0x10027838)  /* Driving Strength Control Register */
#define DSCR8         (*(volatile unsigned *)0x1002783c)  /* Driving Strength Control Register */
#define DSCR9         (*(volatile unsigned *)0x10027840)  /* Driving Strength Control Register */
#define DSCR10        (*(volatile unsigned *)0x10027844)  /* Driving Strength Control Register */
#define DSCR11        (*(volatile unsigned *)0x10027848)  /* Driving Strength Control Register */
#define DSCR12        (*(volatile unsigned *)0x1002784c)  /* Driving Strength Control Register */
#define PCSR          (*(volatile unsigned *)0x10027850)  /* Priority Control and Select Register */

/*-----------------------------------------------------------------------------
       General-purpose I/O Module                     
------------------------------------------------------------------------------*/
#define PTA_DDIR     (*(volatile unsigned *)0x10015000) /* Data Direction Register (DDIR) */
#define PTB_DDIR     (*(volatile unsigned *)0x10015100)
#define PTC_DDIR     (*(volatile unsigned *)0x10015200)
#define PTD_DDIR     (*(volatile unsigned *)0x10015300)
#define PTE_DDIR     (*(volatile unsigned *)0x10015400)
#define PTF_DDIR     (*(volatile unsigned *)0x10015500)
#define PTA_OCR1     (*(volatile unsigned *)0x10015004) /* Output Configuration Register 1 (OCR1) */
#define PTB_OCR1     (*(volatile unsigned *)0x10015104)
#define PTC_OCR1     (*(volatile unsigned *)0x10015204)
#define PTD_OCR1     (*(volatile unsigned *)0x10015304)
#define PTE_OCR1     (*(volatile unsigned *)0x10015404)
#define PTF_OCR1     (*(volatile unsigned *)0x10015504)
#define PTA_OCR2     (*(volatile unsigned *)0x10015008) /* Output Configuration Register 2 (OCR2) */
#define PTB_OCR2     (*(volatile unsigned *)0x10015108)
#define PTC_OCR2     (*(volatile unsigned *)0x10015208)
#define PTD_OCR2     (*(volatile unsigned *)0x10015308)
#define PTE_OCR2     (*(volatile unsigned *)0x10015408)
#define PTF_OCR2     (*(volatile unsigned *)0x10015508)
#define PTA_ICONFA1  (*(volatile unsigned *)0x1001500c) /* Input Configuration Register A1 (ICONFA1) */
#define PTB_ICONFA1  (*(volatile unsigned *)0x1001510c)
#define PTC_ICONFA1  (*(volatile unsigned *)0x1001520c)
#define PTD_ICONFA1  (*(volatile unsigned *)0x1001530c)
#define PTE_ICONFA1  (*(volatile unsigned *)0x1001540c)
#define PTF_ICONFA1  (*(volatile unsigned *)0x1001550c)
#define PTA_ICONFA2  (*(volatile unsigned *)0x10015010) /* Input Configuration Register A2 (ICONFA2) */
#define PTB_ICONFA2  (*(volatile unsigned *)0x10015110)
#define PTC_ICONFA2  (*(volatile unsigned *)0x10015210)
#define PTD_ICONFA2  (*(volatile unsigned *)0x10015310)
#define PTE_ICONFA2  (*(volatile unsigned *)0x10015410)
#define PTF_ICONFA2  (*(volatile unsigned *)0x10015510)
#define PTA_ICONFB1  (*(volatile unsigned *)0x10015014) /* Input Configuration Register B1 (ICONFB1)  */
#define PTB_ICONFB1  (*(volatile unsigned *)0x10015114)
#define PTC_ICONFB1  (*(volatile unsigned *)0x10015214)
#define PTD_ICONFB1  (*(volatile unsigned *)0x10015314)
#define PTE_ICONFB1  (*(volatile unsigned *)0x10015414)
#define PTF_ICONFB1  (*(volatile unsigned *)0x10015514)
#define PTA_ICONFB2  (*(volatile unsigned *)0x10015018) /* Input Configuration Register B2 (ICONFB2) */
#define PTB_ICONFB2  (*(volatile unsigned *)0x10015118)
#define PTC_ICONFB2  (*(volatile unsigned *)0x10015218)
#define PTD_ICONFB2  (*(volatile unsigned *)0x10015318)
#define PTE_ICONFB2  (*(volatile unsigned *)0x10015418)
#define PTF_ICONFB2  (*(volatile unsigned *)0x10015518)
#define PTA_DR       (*(volatile unsigned *)0x1001501c) /* Data Register (DR)  */
#define PTB_DR       (*(volatile unsigned *)0x1001511c)
#define PTC_DR       (*(volatile unsigned *)0x1001521c)
#define PTD_DR       (*(volatile unsigned *)0x1001531c)
#define PTE_DR       (*(volatile unsigned *)0x1001541c)
#define PTF_DR       (*(volatile unsigned *)0x1001551c)
#define PTA_GIUS     (*(volatile unsigned *)0x10015020) /* GPIO In Use Register (GIUS) */
#define PTB_GIUS     (*(volatile unsigned *)0x10015120)
#define PTC_GIUS     (*(volatile unsigned *)0x10015220)
#define PTD_GIUS     (*(volatile unsigned *)0x10015320)
#define PTE_GIUS     (*(volatile unsigned *)0x10015420)
#define PTF_GIUS     (*(volatile unsigned *)0x10015520)
#define PTA_SSR      (*(volatile unsigned *)0x10015024) /* Sample Status Register (SSR) */
#define PTB_SSR      (*(volatile unsigned *)0x10015124)
#define PTC_SSR      (*(volatile unsigned *)0x10015224)
#define PTD_SSR      (*(volatile unsigned *)0x10015324)
#define PTE_SSR      (*(volatile unsigned *)0x10015424)
#define PTF_SSR      (*(volatile unsigned *)0x10015524)
#define PTA_ICR1     (*(volatile unsigned *)0x10015028) /* Interrupt Configuration Register 1 (ICR1) */
#define PTB_ICR1     (*(volatile unsigned *)0x10015128)
#define PTC_ICR1     (*(volatile unsigned *)0x10015228)
#define PTD_ICR1     (*(volatile unsigned *)0x10015328)
#define PTE_ICR1     (*(volatile unsigned *)0x10015428)
#define PTF_ICR1     (*(volatile unsigned *)0x10015528)
#define PTA_ICR2     (*(volatile unsigned *)0x1001502c) /* Interrupt Configuration Register 2 (ICR2) */
#define PTB_ICR2     (*(volatile unsigned *)0x1001512c)
#define PTC_ICR2     (*(volatile unsigned *)0x1001522c)
#define PTD_ICR2     (*(volatile unsigned *)0x1001532c)
#define PTE_ICR2     (*(volatile unsigned *)0x1001542c)
#define PTF_ICR2     (*(volatile unsigned *)0x1001552c)
#define PTA_IMR      (*(volatile unsigned *)0x10015030) /* Interrupt Mask Register (IMR)  */
#define PTB_IMR      (*(volatile unsigned *)0x10015130)
#define PTC_IMR      (*(volatile unsigned *)0x10015230)
#define PTD_IMR      (*(volatile unsigned *)0x10015330)
#define PTE_IMR      (*(volatile unsigned *)0x10015430)
#define PTF_IMR      (*(volatile unsigned *)0x10015530)
#define PTA_ISR      (*(volatile unsigned *)0x10015034) /* Interrupt Status Register (ISR) */
#define PTB_ISR      (*(volatile unsigned *)0x10015134)
#define PTC_ISR      (*(volatile unsigned *)0x10015234)
#define PTD_ISR      (*(volatile unsigned *)0x10015334)
#define PTE_ISR      (*(volatile unsigned *)0x10015434)
#define PTF_ISR      (*(volatile unsigned *)0x10015534)
#define PTA_GPR      (*(volatile unsigned *)0x10015038) /* General Purpose Register (GPR)  */
#define PTB_GPR      (*(volatile unsigned *)0x10015138)
#define PTC_GPR      (*(volatile unsigned *)0x10015238)
#define PTD_GPR      (*(volatile unsigned *)0x10015338)
#define PTE_GPR      (*(volatile unsigned *)0x10015438)
#define PTF_GPR      (*(volatile unsigned *)0x10015538)
#define PTA_SWR      (*(volatile unsigned *)0x1001503c) /* Software Reset Register (SWR) */
#define PTB_SWR      (*(volatile unsigned *)0x1001513c)
#define PTC_SWR      (*(volatile unsigned *)0x1001523c)
#define PTD_SWR      (*(volatile unsigned *)0x1001533c)
#define PTE_SWR      (*(volatile unsigned *)0x1001543c)
#define PTF_SWR      (*(volatile unsigned *)0x1001553c)
#define PTA_PUEN     (*(volatile unsigned *)0x10015040) /* Pull_Up Enable Register (PUEN) */
#define PTB_PUEN     (*(volatile unsigned *)0x10015140)
#define PTC_PUEN     (*(volatile unsigned *)0x10015240)
#define PTD_PUEN     (*(volatile unsigned *)0x10015340)
#define PTE_PUEN     (*(volatile unsigned *)0x10015440)
#define PTF_PUEN     (*(volatile unsigned *)0x10015540)
#define PMASK        (*(volatile unsigned *)0x10015600) /* GPIO Port Interrupt Mask (PMASK) */

/*-----------------------------------------------------------------------------
       Keypad Module                     
------------------------------------------------------------------------------*/
#define KPCR          (*(volatile unsigned short*)0x10008000)  
#define KPCR_ROW      (*(volatile unsigned char*)0x10008000)  
#define KPCR_COL      (*(volatile unsigned char*)0x10008001)  
#define KPSR          (*(volatile unsigned short*)0x10008002)  
#define KDDR          (*(volatile unsigned short*)0x10008004)  
#define KDDR_ROW      (*(volatile unsigned char*)0x10008004)  
#define KDDR_COL      (*(volatile unsigned char*)0x10008005)  
#define KPDR          (*(volatile unsigned short*)0x10008006)  
#define KPDR_ROW      (*(volatile unsigned char*)0x10008006)  
#define KPDR_COL      (*(volatile unsigned char*)0x10008007)  

/*-----------------------------------------------------------------------------
       CSI Module                     
------------------------------------------------------------------------------*/
#define CSICR1        (*(volatile unsigned *)0x80000000)  
#define CSICR2        (*(volatile unsigned *)0x80000004)  
#define CSICR3        (*(volatile unsigned *)0x8000001C)  
#define CSISR         (*(volatile unsigned *)0x80000008)  
#define CSISTATFIFO   (*(volatile unsigned *)0x8000000C)  
#define CSIRXFIFO     (*(volatile unsigned *)0x80000010)  
#define CSIRXCNT      (*(volatile unsigned *)0x80000014)  

/*-----------------------------------------------------------------------------
       IIC Module                     
------------------------------------------------------------------------------*/

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -