verify.log

静态pll实验程序

cdlver completed successfully.

Design:                                 
Finished: Mon Nov 24 22:26:08 2008
Total CPU Time:     00:00:11            Total Elapsed Time: 00:00:11
                        o - o - o - o - o - o