📄 seq_op14.htm
字号:
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
<meta name="GENERATOR" content="Quadralay WebWorks Publisher Professional Edition 6.0.5">
<meta name="TEMPLATEBASE" content="book_html">
<meta name="LASTUPDATED" content="08/22/03 10:11:46">
<title>6.13 Device access instructions</title>
<STYLE TYPE="text/css">
<!--
span.Signal { text-transform: uppercase; font-family: Verdana }
-->
</STYLE>
</head>
<body link="#3366CC" vlink="#9999CC" text="#000000" alink="#0000CC" bgcolor="#FFFFFF"
background="images/backgrnd.gif">
<p><img src="images/stlogo.gif" width="106" height="83" align="left"
alt="logo here!"> </p>
<table width="331" border="0" align="right" cellpadding="0" cellspacing="0">
<tr>
<td><a href="c2isetto.htm"><img src="images/navtoc.gif" width="84" height="23"
border="0" alt="TOC"> </a></td>
<td><a href="seq_op13.htm"><img src="images/navprev.gif" width="80" height="23"
border="0" alt="PREV"> </a></td>
<td><a href="seq_op15.htm"><img src="images/navnext.gif" width="83" height="23"
border="0" alt="NEXT"> </a></td>
<td><a href="c2isetix.htm"><img src="images/navidx.gif" width="84" height="23"
border="0" alt="INDEX"> </a></td>
</tr>
</table>
<p><br clear="all">
</p>
<hr align="left">
<blockquote>
<h2>
<a name="1206426"> </a><font color="#003366" face="Verdana, Arial, Helvetica, sans-serif">6.13 Device access instructions</font>
</h2><hr>
<p>
<a name="1206427"> </a><font size=2 face="Verdana, Arial, Helvetica, sans-serif">The previously described memory access instructions use the following memory model: a read instruction applied to a particular location returns the last value written to that location by a write instruction. This says nothing about whether the value is actually stored in main memory by the write, nor does it say anything about the temporal order of reading and writing in relation to other instructions.</font>
</p>
<p>
<a name="1206428"> </a><font size=2 face="Verdana, Arial, Helvetica, sans-serif">If the memory system contains a cache then it is possible that data written to a cached address may not get written back to main memory before a subsequent access to the same address. This means, for example, in a sequence where a read is made between two writes to the same location:</font>
</p>
<p>
<a name="1206429"> </a><font size=2 face="Verdana, Arial, Helvetica, sans-serif"><strong>ldc A; ldl Location1; stnl 0;</strong>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -