⭐ 欢迎来到虫虫下载站！ | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站
📤 上传资源

📄 423.htm

📁 pcb设计资料初学者难得的入门资料包含工厂制作过程
💻 HTM
字号:
🔍 
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=gb2312">
<title>CTerm非常精华下载</title>
</head>
<body bgcolor="#FFFFFF">
<table border="0" width="100%" cellspacing="0" cellpadding="0" height="577">
<tr><td width="32%" rowspan="3" height="123"><img src="DDl_back.jpg" width="300" height="129" alt="DDl_back.jpg"></td><td width="30%" background="DDl_back2.jpg" height="35"><p align="center"><a href="http://202.112.58.200"><font face="黑体"><big><big>Tsinghua</big></big></font></a></td></tr>
<tr>
<td width="68%" background="DDl_back2.jpg" height="44"><big><big><font face="黑体"><p align="center">         嵌入式系统                            (BM: turbolinux jacobw)          </font></big></big></td></tr>
<tr>
<td width="68%" height="44" bgcolor="#000000"><font face="黑体"><big><big><p   align="center"></big></big><a href="http://cterm.163.net"><img src="banner.gif" width="400" height="60" alt="banner.gif"border="0"></a></font></td>
</tr>
<tr><td width="100%" colspan="2" height="100" align="center" valign="top"><br><p align="center">[<a href="嵌入式系统.htm">回到开始</a>][<a href="398.htm">上一层</a>][<a href="424.htm">下一篇</a>]
<hr><p align="left"><small>发信人: turbolinux (hoho~神啊，救救我吧...), 信区: Embedded <br>

标  题: 单片机与TCP/IP网络（三） <br>

发信站: BBS 水木清华站 (Fri Jul 13 00:31:05 2001) <br>

  <br>

 单片机与TCP/IP网络 <br>

--版主 老古 <br>

  <br>

（三）ISA总线接口定义 <br>

  <br>

  <br>

------------------------------------------------------------------------ <br>

-------- <br>

  <br>

ISA ISA=Industry Standard Architecture （isa总线） <br>

  <br>

  <br>

  <br>

Pin Name Description <br>

引脚 名称 含义 <br>

  <br>

A1 /I/O CH CK I/O channel check; active low=parity error <br>

A2 D7 Data bit 7 <br>

A3 D6 Data bit 6 <br>



A4 D5 Data bit 5 <br>

A5 D4 Data bit 4 <br>

A6 D3 Data bit 3 <br>

A7 D2 Data bit 2 <br>

A8 D1 Data bit 1 <br>

A9 D0 Data bit 0 <br>

A10 I/O CH RDY I/O Channel ready, pulled low to lengthen memory cycles <br>

  <br>

A11 AEN Address enable; active high when DMA controls bus <br>

A12 A19 Address bit 19 <br>

A13 A18 Address bit 18 <br>

A14 A17 Address bit 17 <br>

A15 A16 Address bit 16 <br>

A16 A15 Address bit 15 <br>

A17 A14 Address bit 14 <br>

A18 A13 Address bit 13 <br>

A19 A12 Address bit 12 <br>

A20 A11 Address bit 11 <br>

A21 A10 Address bit 10 <br>

A22 A9 Address bit 9 <br>

A23 A8 Address bit 8 <br>

A24 A7 Address bit 7 <br>



A25 A6 Address bit 6 <br>

A26 A5 Address bit 5 <br>

A27 A4 Address bit 4 <br>

A28 A3 Address bit 3 <br>

A29 A2 Address bit 2 <br>

A30 A1 Address bit 1 <br>

A31 A0 Address bit 0 <br>

B1 GND Ground <br>

B2 RESET Active high to reset or initialize system logic <br>

B3 +5V +5 VDC <br>

B4 IRQ2 Interrupt Request 2 <br>

B5 -5VDC -5 VDC <br>

B6 DRQ2 DMA Request 2 <br>

B7 -12VDC -12 VDC <br>

B8 /NOWS No WaitState <br>

B9 +12VDC +12 VDC <br>

B10 GND Ground <br>

B11 /SMEMW System Memory Write <br>

B12 /SMEMR System Memory Read <br>

B13 /IOW I/O Write <br>

B14 /IOR I/O Read <br>

B15 /DACK3 DMA Acknowledge 3 <br>



B16 DRQ3 DMA Request 3 <br>

B17 /DACK1 DMA Acknowledge 1 <br>

B18 DRQ1 DMA Request 1 <br>

B19 /REFRESH Refresh <br>

B20 CLOCK System Clock (67 ns, 8-8.33 MHz, 50% duty cycle) <br>

B21 IRQ7 Interrupt Request 7 <br>

B22 IRQ6 Interrupt Request 6 <br>

B23 IRQ5 Interrupt Request 5 <br>

B24 IRQ4 Interrupt Request 4 <br>

B25 IRQ3 Interrupt Request 3 <br>

B26 /DACK2 DMA Acknowledge 2 <br>

B27 T/C Terminal count; pulses high when DMA term. count reached <br>

B28 ALE Address Latch Enable <br>

B29 +5V +5 VDC <br>

B30 OSC High-speed Clock (70 ns, 14.31818 MHz, 50% duty cycle) <br>

B31 GND Ground <br>

C1 SBHE System bus high enable (data available on SD8-15) <br>

C2 LA23 Address bit 23 <br>

C3 LA22 Address bit 22 <br>

C4 LA21 Address bit 21 <br>

C5 LA20 Address bit 20 <br>

C6 LA18 Address bit 19 <br>



C7 LA17 Address bit 18 <br>

C8 LA16 Address bit 17 <br>

C9 /MEMR Memory Read (Active on all memory read cycles) <br>

C10 /MEMW Memory Write (Active on all memory write cycles) <br>

C11 SD08 Data bit 8 <br>

C12 SD09 Data bit 9 <br>

C13 SD10 Data bit 10 <br>

C14 SD11 Data bit 11 <br>

C15 SD12 Data bit 12 <br>

C16 SD13 Data bit 13 <br>

C17 SD14 Data bit 14 <br>

C18 SD15 Data bit 15 <br>

D1 /MEMCS16 Memory 16-bit chip select (1 wait, 16-bit memory cycle) <br>

D2 /IOCS16 I/O 16-bit chip select (1 wait, 16-bit I/O cycle) <br>

D3 IRQ10 Interrupt Request 10 <br>

D4 IRQ11 Interrupt Request 11 <br>

D5 IRQ12 Interrupt Request 12 <br>

D6 IRQ15 Interrupt Request 15 <br>

D7 IRQ14 Interrupt Request 14 <br>

D8 /DACK0 DMA Acknowledge 0 <br>

D9 DRQ0 DMA Request 0 <br>

D10 /DACK5 DMA Acknowledge 5 <br>



D11 DRQ5 DMA Request 5 <br>

D12 /DACK6 DMA Acknowledge 6 <br>

D13 DRQ6 DMA Request 6 <br>

D14 /DACK7 DMA Acknowledge 7 <br>

D15 DRQ7 DMA Request 7 <br>

D16 +5 V <br>

D17 /MASTER Used with DRQ to gain control of system <br>

D18 GND Ground Note: Direction is Motherboard relative ISA-Cards. <br>

  <br>

  <br>

(未完) <br>

  <br>

-- <br>

  <br>

※ 来源:·BBS 水木清华站 smth.org·[FROM: 166.111.174.125] <br>

</small><hr>
<p align="center">[<a href="嵌入式系统.htm">回到开始</a>][<a href="398.htm">上一层</a>][<a href="424.htm">下一篇</a>]
<p align="center"><a href="http://cterm.163.net">欢迎访问Cterm主页</a></p>
</table>
</body>
</html>

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -