can_fifo.stx

来自「FPGA数字电子系统设计与开发实例导航(源程序)」· STX 代码 · 共 24 行

Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.24 s | Elapsed : 0.00 / 0.00 s
 
--> WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "can_fifo.v"
Compiling include file "can_defines.v"
Module <can_fifo> compiled
No errors in compilation
Analysis of file <can_fifo.prj> succeeded.
 
CPU : 0.03 / 0.27 s | Elapsed : 0.00 / 0.00 s
 
--> 

Total memory usage is 47664 kilobytes