📄 read.rpt
字号:
_LC1_B1 = DFFE( _EQ001, GLOBAL( HZSEL), GLOBAL( RESET), VCC, VCC);
_EQ001 = !_LC1_B1 & _LC4_B1 & _LC8_B1
# _LC1_B1 & !_LC4_B1 & !_LC8_B1;
-- Node name is '|addr1:12|:35' from file "addr1.tdf" line 8, column 6
-- Equation name is '_LC8_B1', type is buried
_LC8_B1 = DFFE( _EQ002, GLOBAL( HZSEL), GLOBAL( RESET), VCC, VCC);
_EQ002 = !_LC1_B1 & !_LC4_B1 & _LC8_B1
# !_LC1_B1 & _LC4_B1 & !_LC8_B1;
-- Node name is '|addr1:12|:36' from file "addr1.tdf" line 8, column 6
-- Equation name is '_LC3_B1', type is buried
_LC3_B1 = DFFE( _EQ003, GLOBAL( HZSEL), GLOBAL( RESET), VCC, VCC);
_EQ003 = !_LC2_B1 & _LC3_B1 & !_LC5_B1
# !_LC2_B1 & _LC3_B1 & !_LC7_B1
# !_LC2_B1 & !_LC3_B1 & _LC5_B1 & _LC7_B1;
-- Node name is '|addr1:12|:37' from file "addr1.tdf" line 8, column 6
-- Equation name is '_LC5_B1', type is buried
_LC5_B1 = DFFE( _EQ004, GLOBAL( HZSEL), GLOBAL( RESET), VCC, VCC);
_EQ004 = !_LC2_B1 & _LC5_B1 & !_LC7_B1
# !_LC2_B1 & !_LC5_B1 & _LC7_B1;
-- Node name is '|addr1:12|:38' from file "addr1.tdf" line 8, column 6
-- Equation name is '_LC7_B1', type is buried
_LC7_B1 = DFFE( _EQ005, GLOBAL( HZSEL), GLOBAL( RESET), VCC, VCC);
_EQ005 = !_LC2_B1 & !_LC7_B1;
-- Node name is '|addr1:12|:43' from file "addr1.tdf" line 13, column 13
-- Equation name is '_LC4_B1', type is buried
!_LC4_B1 = _LC4_B1~NOT;
_LC4_B1~NOT = LCELL( _EQ006);
_EQ006 = !_LC3_B1
# !_LC5_B1
# !_LC7_B1;
-- Node name is '|addr1:12|:46' from file "addr1.tdf" line 13, column 13
-- Equation name is '_LC2_B1', type is buried
!_LC2_B1 = _LC2_B1~NOT;
_LC2_B1~NOT = LCELL( _EQ007);
_EQ007 = !_LC1_B1
# !_LC4_B1 & !_LC8_B1;
-- Node name is '|addr:3|:33' from file "addr.tdf" line 8, column 6
-- Equation name is '_LC7_B2', type is buried
_LC7_B2 = DFFE( _EQ008, GLOBAL( CKDSP), GLOBAL( RESET), VCC, VCC);
_EQ008 = !_LC5_B2 & _LC7_B2
# !_LC1_B2 & _LC7_B2
# !_LC3_B2 & _LC7_B2
# _LC1_B2 & _LC3_B2 & _LC5_B2 & !_LC7_B2;
-- Node name is '|addr:3|:34' from file "addr.tdf" line 8, column 6
-- Equation name is '_LC3_B2', type is buried
_LC3_B2 = DFFE( _EQ009, GLOBAL( CKDSP), GLOBAL( RESET), VCC, VCC);
_EQ009 = _LC3_B2 & !_LC5_B2
# !_LC1_B2 & _LC3_B2
# _LC1_B2 & !_LC3_B2 & _LC5_B2;
-- Node name is '|addr:3|:35' from file "addr.tdf" line 8, column 6
-- Equation name is '_LC5_B2', type is buried
_LC5_B2 = DFFE( _EQ010, GLOBAL( CKDSP), GLOBAL( RESET), VCC, VCC);
_EQ010 = !_LC1_B2 & _LC5_B2
# _LC1_B2 & !_LC5_B2;
-- Node name is '|addr:3|:36' from file "addr.tdf" line 8, column 6
-- Equation name is '_LC1_B2', type is buried
_LC1_B2 = DFFE(!_LC1_B2, GLOBAL( CKDSP), GLOBAL( RESET), VCC, VCC);
-- Node name is '|sequ:1|count0' from file "sequ.tdf" line 8, column 9
-- Equation name is '_LC3_A5', type is buried
_LC3_A5 = DFFE( _EQ011, GLOBAL( CLK), GLOBAL( CKDSP), VCC, VCC);
_EQ011 = !_LC3_A5
# _LC4_A5 & _LC6_A5;
-- Node name is '|sequ:1|count1' from file "sequ.tdf" line 8, column 9
-- Equation name is '_LC4_A5', type is buried
_LC4_A5 = DFFE( _EQ012, GLOBAL( CLK), GLOBAL( CKDSP), VCC, VCC);
_EQ012 = _LC3_A5 & !_LC4_A5
# !_LC3_A5 & _LC4_A5
# _LC4_A5 & _LC6_A5;
-- Node name is '|sequ:1|count2' from file "sequ.tdf" line 8, column 9
-- Equation name is '_LC6_A5', type is buried
_LC6_A5 = DFFE( _EQ013, GLOBAL( CLK), GLOBAL( CKDSP), VCC, VCC);
_EQ013 = _LC6_A5
# _LC3_A5 & _LC4_A5;
-- Node name is '|sequ:1|:55' from file "sequ.tdf" line 9, column 26
-- Equation name is '_LC5_A5', type is buried
!_LC5_A5 = _LC5_A5~NOT;
_LC5_A5~NOT = DFFE( _EQ014, GLOBAL( CLK), GLOBAL( CKDSP), VCC, VCC);
_EQ014 = !_LC4_A5 & !_LC6_A5
# !_LC3_A5 & !_LC4_A5
# _LC3_A5 & !_LC6_A5;
-- Node name is '|sequ:1|:56' from file "sequ.tdf" line 8, column 16
-- Equation name is '_LC7_A5', type is buried
_LC7_A5 = DFFE( _EQ015, GLOBAL( CLK), GLOBAL( CKDSP), VCC, VCC);
_EQ015 = !_LC4_A5 & _LC6_A5
# _LC4_A5 & !_LC6_A5;
-- Node name is '|sequ:1|:57' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC2_A6', type is buried
_LC2_A6 = DFFE( DATA7, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:58' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC1_A7', type is buried
_LC1_A7 = DFFE( DATA6, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:59' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC4_A3', type is buried
_LC4_A3 = DFFE( DATA5, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:60' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC3_A4', type is buried
_LC3_A4 = DFFE( DATA4, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:61' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC2_A3', type is buried
_LC2_A3 = DFFE( DATA3, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:62' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC2_A4', type is buried
_LC2_A4 = DFFE( DATA2, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:63' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC1_A4', type is buried
_LC1_A4 = DFFE( DATA1, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:64' from file "sequ.tdf" line 9, column 8
-- Equation name is '_LC1_A3', type is buried
_LC1_A3 = DFFE( DATA0, _LC2_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:65' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A1', type is buried
_LC1_A1 = DFFE( DATA7, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:66' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A6', type is buried
_LC1_A6 = DFFE( DATA6, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:67' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A12', type is buried
_LC1_A12 = DFFE( DATA5, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:68' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A2', type is buried
_LC1_A2 = DFFE( DATA4, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:69' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A10', type is buried
_LC1_A10 = DFFE( DATA3, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:70' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A11', type is buried
_LC1_A11 = DFFE( DATA2, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:71' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A9', type is buried
_LC1_A9 = DFFE( DATA1, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:72' from file "sequ.tdf" line 9, column 19
-- Equation name is '_LC1_A8', type is buried
_LC1_A8 = DFFE( DATA0, !_LC1_A5, VCC, VCC, VCC);
-- Node name is '|sequ:1|:113' from file "sequ.tdf" line 29, column 6
-- Equation name is '_LC2_A5', type is buried
_LC2_A5 = LCELL( _EQ016);
_EQ016 = _LC4_A5
# _LC6_A5
# !_LC3_A5;
-- Node name is '|sequ:1|:185' from file "sequ.tdf" line 41, column 6
-- Equation name is '_LC1_A5', type is buried
!_LC1_A5 = _LC1_A5~NOT;
_LC1_A5~NOT = LCELL( _EQ017);
_EQ017 = _LC3_A5 & !_LC4_A5 & _LC6_A5;
Project Information c:\edatest\altera\test7\read.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:01
Database Builder 00:00:00
Logic Synthesizer 00:00:01
Partitioner 00:00:02
Fitter 00:00:09
Timing SNF Extractor 00:00:01
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:15
Memory Allocated
-----------------
Peak memory allocated during compilation = 9,438K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -