edb7xxx_misc.c

来自「eCos操作系统源码」· C语言 代码 · 共 581 行 · 第 1/2 页

C
581
字号
//==========================================================================////      edb7xxx_misc.c////      HAL misc board support code for ARM EDB7XXX-1////==========================================================================//####ECOSGPLCOPYRIGHTBEGIN####// -------------------------------------------// This file is part of eCos, the Embedded Configurable Operating System.// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.// Copyright (C) 2003 Gary Thomas <gary@mind.be>//// eCos is free software; you can redistribute it and/or modify it under// the terms of the GNU General Public License as published by the Free// Software Foundation; either version 2 or (at your option) any later version.//// eCos is distributed in the hope that it will be useful, but WITHOUT ANY// WARRANTY; without even the implied warranty of MERCHANTABILITY or// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License// for more details.//// You should have received a copy of the GNU General Public License along// with eCos; if not, write to the Free Software Foundation, Inc.,// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.//// As a special exception, if other files instantiate templates or use macros// or inline functions from this file, or you compile this file and link it// with other works to produce a work based on this file, this file does not// by itself cause the resulting work to be covered by the GNU General Public// License. However the source code for this file must still be made available// in accordance with section (3) of the GNU General Public License.//// This exception does not invalidate any other reasons why a work based on// this file might be covered by the GNU General Public License.//// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.// at http://sources.redhat.com/ecos/ecos-license/// -------------------------------------------//####ECOSGPLCOPYRIGHTEND####//==========================================================================//#####DESCRIPTIONBEGIN####//// Author(s):    gthomas// Contributors: gthomas// Date:         1999-02-20// Purpose:      HAL board support// Description:  Implementations of HAL board interfaces////####DESCRIPTIONEND####////========================================================================*/#include <pkgconf/hal.h>#include <pkgconf/system.h>#include CYGBLD_HAL_PLATFORM_H#include <cyg/infra/cyg_type.h>         // base types#include <cyg/infra/cyg_trac.h>         // tracing macros#include <cyg/infra/cyg_ass.h>          // assertion macros#include <cyg/hal/hal_io.h>             // IO macros#include <cyg/hal/hal_arch.h>           // Register state info#include <cyg/hal/hal_diag.h>#include <cyg/hal/hal_intr.h>           // Interrupt names#include <cyg/hal/hal_cache.h>#include <cyg/hal/hal_edb7xxx.h>         // Hardware definitions#include <cyg/hal/hal_if.h>             // calling interface API// #define CYGHWR_HAL_ARM_EDB7XXX_BATLOW#ifdef CYGHWR_HAL_ARM_EDB7XXX_BATLOW#include <cyg/hal/hal_intr.h>           // HAL interrupt macros#include <cyg/hal/drv_api.h>            // HAL ISR supportstatic cyg_interrupt batlow_interrupt;static cyg_handle_t  batlow_interrupt_handle;#endif#if (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK == 18432)#define CPU_CLOCK 0#elif (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK == 36864)#define CPU_CLOCK 1#elif (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK == 49152)#define CPU_CLOCK 2#elif (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK == 73728)#define CPU_CLOCK 3#elif (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK == 90317)#define CPU_CLOCK 3 // Yes, the same#define CPU_CLOCK_90MHZ#else#error Invalid CPU clock frequency#endifstatic cyg_uint32 _period;void dram_delay_loop(void);// Use Timer/Counter #2 for system clockvoid hal_clock_initialize(cyg_uint32 period){    volatile cyg_uint32 *syscon1 = (volatile cyg_uint32 *)SYSCON1;    volatile cyg_uint32 *tc2d = (volatile cyg_uint32 *)TC2D;    // Set timer to 512KHz, prescale mode    *syscon1 = (*syscon1 & ~(SYSCON1_TC2M|SYSCON1_TC2S)) | SYSCON1_TC2S | SYSCON1_TC2M;    // Initialize counter    *tc2d = period;    _period = period;}// This routine is called during a clock interrupt.static void __inline__enable_FIQ(void){    asm volatile ("mrs r0,cpsr;"                  "bic r0,r0,#0x40;"                  "msr cpsr,r0");}#ifdef CYGHWR_HAL_ARM_EDB7XXX_SOFTWARE_DRAM_REFRESH#define DRAM_START    0x00000000#define DRAM_END      0x01000000#define DRAM_ROW_SIZE 0x00000400#define DRAM_REFRESH  (((DRAM_END-DRAM_START)/DRAM_ROW_SIZE)+99)/100static voiddo_DRAM_refresh(void){    static cyg_uint32 *row_ptr;    volatile cyg_uint32 val;    int i;    for (i = 0;  i < DRAM_REFRESH;  i++) {        val = *row_ptr;        row_ptr += DRAM_ROW_SIZE / sizeof(*row_ptr);        if (row_ptr >= (cyg_uint32 *)DRAM_END) row_ptr = (cyg_uint32 *)DRAM_START;    }}#endif // CYGHWR_HAL_ARM_EDB7XXX_SOFTWARE_DRAM_REFRESHvoid hal_clock_reset(cyg_uint32 vector, cyg_uint32 period){    volatile cyg_uint32 *tc2d = (volatile cyg_uint32 *)TC2D;    if (period != _period) {        *tc2d = period;        _period = period;    }#if !defined(__EDB7312)#ifndef CYGPKG_HAL_ARM_EDB7209// EP7209 has no DRAM/controller, thus no problem    enable_FIQ();  // Should be safe here#ifdef CYGHWR_HAL_ARM_EDB7XXX_SOFTWARE_DRAM_REFRESH    do_DRAM_refresh();#else    dram_delay_loop();#endif #endif#endif // !defined(__EDB7312)}// Read the current value of the clock, returning the number of hardware "ticks"// that have occurred (i.e. how far away the current value is from the start)void hal_clock_read(cyg_uint32 *pvalue){    volatile cyg_int32 *tc2d = (volatile cyg_int32 *)TC2D;    static cyg_int32 clock_val;    clock_val = *tc2d & 0x0000FFFF;                 // Register has only 16 bits    if (clock_val & 0x00008000) clock_val |= 0xFFFF8000;  // Extend sign bit    *pvalue = (cyg_uint32)(_period - clock_val);    // 'clock_val' counts down and wraps}// Delay for some number of useconds.  Assume that the system clock// has been set up to run at 512KHz (default).void hal_delay_us(int us){    volatile cyg_int32 *tc2d = (volatile cyg_int32 *)TC2D;    cyg_int32 val, prev;    while (us >= 2) {        prev = *tc2d & 0x0000FFFF;                 // Register has only 16 bits        if (prev & 0x00008000) prev |= 0xFFFF8000;  // Extend sign bit        while (true) {            val = *tc2d & 0x0000FFFF;                 // Register has only 16 bits            if (val & 0x00008000) {                val |= 0xFFFF8000;  // Extend sign bit                *tc2d = _period;  // Need to reset counter            }            if (val != prev) {                break;  // At least 2us have passed            }                    }        us -= 2;    }}voiddram_delay_loop(void){    // Temporary fix for DRAM starvation problem    if (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK > 37000) {        int i;        for (i = 0;  i < (CYGHWR_HAL_ARM_EDB7XXX_PROCESSOR_CLOCK*2)/24;  i++) ;  // approx 300 us    }}// These tables map the various [soft] interrupt numbers onto the hardwarestatic cyg_uint32 hal_interrupt_bitmap[] = {    0,              // CYGNUM_HAL_INTERRUPT_unused     0    INTSR1_EXTFIQ,  // CYGNUM_HAL_INTERRUPT_EXTFIQ     1    INTSR1_BLINT,   // CYGNUM_HAL_INTERRUPT_BLINT      2    INTSR1_WEINT,   // CYGNUM_HAL_INTERRUPT_WEINT      3    INTSR1_MCINT,   // CYGNUM_HAL_INTERRUPT_MCINT      4    INTSR1_CSINT,   // CYGNUM_HAL_INTERRUPT_CSINT      5    INTSR1_EINT1,   // CYGNUM_HAL_INTERRUPT_EINT1      6        INTSR1_EINT2,   // CYGNUM_HAL_INTERRUPT_EINT2      7    INTSR1_EINT3,   // CYGNUM_HAL_INTERRUPT_EINT3      8    INTSR1_TC1OI,   // CYGNUM_HAL_INTERRUPT_TC1OI      9    INTSR1_TC2OI,   // CYGNUM_HAL_INTERRUPT_TC2OI      10    INTSR1_RTCMI,   // CYGNUM_HAL_INTERRUPT_RTCMI      11    INTSR1_TINT,    // CYGNUM_HAL_INTERRUPT_TINT       12    INTSR1_UTXINT1, // CYGNUM_HAL_INTERRUPT_UTXINT1    13    INTSR1_URXINT1, // CYGNUM_HAL_INTERRUPT_URXINT1    14    INTSR1_UMSINT,  // CYGNUM_HAL_INTERRUPT_UMSINT     15    INTSR1_SSEOTI,  // CYGNUM_HAL_INTERRUPT_SSEOTI     16    INTSR2_KBDINT,  // CYGNUM_HAL_INTERRUPT_KBDINT     17    INTSR2_SS2RX,   // CYGNUM_HAL_INTERRUPT_SS2RX      18    INTSR2_SS2TX,   // CYGNUM_HAL_INTERRUPT_SS2TX      19    INTSR2_UTXINT2, // CYGNUM_HAL_INTERRUPT_UTXINT2    20    INTSR2_URXINT2, // CYGNUM_HAL_INTERRUPT_URXINT2    21#if defined(__EDB7211)    INTSR3_MCPINT   // CYGNUM_HAL_INTERRUPT_MCPINT     22#endif#if defined(__EDB7209)    INTSR3_I2SINT   // CYGNUM_HAL_INTERRUPT_I2SINT     22#endif#if defined(__EDB7312)    INTSR3_DAIINT   // CYGNUM_HAL_INTERRUPT_DAIINT     22#endif};static cyg_uint32 hal_interrupt_mask_regmap[] = {    0,      // CYGNUM_HAL_INTERRUPT_unused     0    INTMR1, // CYGNUM_HAL_INTERRUPT_EXTFIQ     1    INTMR1, // CYGNUM_HAL_INTERRUPT_BLINT      2    INTMR1, // CYGNUM_HAL_INTERRUPT_WEINT      3    INTMR1, // CYGNUM_HAL_INTERRUPT_MCINT      4    INTMR1, // CYGNUM_HAL_INTERRUPT_CSINT      5    INTMR1, // CYGNUM_HAL_INTERRUPT_EINT1      6        INTMR1, // CYGNUM_HAL_INTERRUPT_EINT2      7    INTMR1, // CYGNUM_HAL_INTERRUPT_EINT3      8    INTMR1, // CYGNUM_HAL_INTERRUPT_TC1OI      9    INTMR1, // CYGNUM_HAL_INTERRUPT_TC2OI      10    INTMR1, // CYGNUM_HAL_INTERRUPT_RTCMI      11    INTMR1, // CYGNUM_HAL_INTERRUPT_TINT       12    INTMR1, // CYGNUM_HAL_INTERRUPT_UTXINT1    13    INTMR1, // CYGNUM_HAL_INTERRUPT_URXINT1    14    INTMR1, // CYGNUM_HAL_INTERRUPT_UMSINT     15    INTMR1, // CYGNUM_HAL_INTERRUPT_SSEOTI     16    INTMR2, // CYGNUM_HAL_INTERRUPT_KBDINT     17    INTMR2, // CYGNUM_HAL_INTERRUPT_SS2RX      18    INTMR2, // CYGNUM_HAL_INTERRUPT_SS2TX      19    INTMR2, // CYGNUM_HAL_INTERRUPT_UTXINT2    20    INTMR2, // CYGNUM_HAL_INTERRUPT_URXINT2    21#if defined(__EDB7211)    INTMR3, // CYGNUM_HAL_INTERRUPT_MCPINT     22#endif#if defined(__EDB7209)    INTMR3, // CYGNUM_HAL_INTERRUPT_I2SINT     22#endif#if defined(__EDB7312)    INTMR3, // CYGNUM_HAL_INTERRUPT_DAIINT     22#endif};static cyg_uint32 hal_interrupt_clear_map[] = {    0,      // CYGNUM_HAL_INTERRUPT_unused     0    0,      // CYGNUM_HAL_INTERRUPT_EXTFIQ     1    BLEOI,  // CYGNUM_HAL_INTERRUPT_BLINT      2    TEOI,   // CYGNUM_HAL_INTERRUPT_WEINT      3    MCEOI,  // CYGNUM_HAL_INTERRUPT_MCINT      4    COEOI,  // CYGNUM_HAL_INTERRUPT_CSINT      5    0,      // CYGNUM_HAL_INTERRUPT_EINT1      6        0,      // CYGNUM_HAL_INTERRUPT_EINT2      7    0,      // CYGNUM_HAL_INTERRUPT_EINT3      8    TC1EOI, // CYGNUM_HAL_INTERRUPT_TC1OI      9    TC2EOI, // CYGNUM_HAL_INTERRUPT_TC2OI      10    RTCEOI, // CYGNUM_HAL_INTERRUPT_RTCMI      11    TEOI,   // CYGNUM_HAL_INTERRUPT_TINT       12    0,      // CYGNUM_HAL_INTERRUPT_UTXINT1    13    0,      // CYGNUM_HAL_INTERRUPT_URXINT1    14    UMSEOI, // CYGNUM_HAL_INTERRUPT_UMSINT     15    0,      // CYGNUM_HAL_INTERRUPT_SSEOTI     16

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?