plf_intr.h

来自「eCos操作系统源码」· C头文件 代码 · 共 148 行

#ifndef CYGONCE_HAL_PLF_INTR_H
#define CYGONCE_HAL_PLF_INTR_H

//==========================================================================
//
//      plf_intr.h
//
//      Platform specific Interrupt and clock support
//
//==========================================================================
//####ECOSGPLCOPYRIGHTBEGIN####
// -------------------------------------------
// This file is part of eCos, the Embedded Configurable Operating System.
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
//
// eCos is free software; you can redistribute it and/or modify it under
// the terms of the GNU General Public License as published by the Free
// Software Foundation; either version 2 or (at your option) any later version.
//
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
// for more details.
//
// You should have received a copy of the GNU General Public License along
// with eCos; if not, write to the Free Software Foundation, Inc.,
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
//
// As a special exception, if other files instantiate templates or use macros
// or inline functions from this file, or you compile this file and link it
// with other works to produce a work based on this file, this file does not
// by itself cause the resulting work to be covered by the GNU General Public
// License. However the source code for this file must still be made available
// in accordance with section (3) of the GNU General Public License.
//
// This exception does not invalidate any other reasons why a work based on
// this file might be covered by the GNU General Public License.
//
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
// at http://sources.redhat.com/ecos/ecos-license/
// -------------------------------------------
//####ECOSGPLCOPYRIGHTEND####
//==========================================================================
//#####DESCRIPTIONBEGIN####
//
// Author(s):    jskov
// Contributors: jskov
// Date:         2001-06-12
// Purpose:      Define Interrupt support
// Description:  The macros defined here provide the HAL APIs for handling
//               interrupts and the clock for the SE77x9 board.
// Usage:
//               #include <cyg/hal/plf_intr.h>
//               ...
//              
//
//####DESCRIPTIONEND####
//
//==========================================================================

#include <pkgconf/hal.h>

//----------------------------------------------------------------------------
// External interrupts.
#define CYGNUM_HAL_INTERRUPT_EXTERNALS_BASE CYGNUM_HAL_INTERRUPT_LVL0
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ8      CYGNUM_HAL_INTERRUPT_LVL0
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ7      CYGNUM_HAL_INTERRUPT_LVL1
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ6      CYGNUM_HAL_INTERRUPT_LVL2
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ5      CYGNUM_HAL_INTERRUPT_LVL3
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ4      CYGNUM_HAL_INTERRUPT_LVL4
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ3      CYGNUM_HAL_INTERRUPT_LVL5
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ2      CYGNUM_HAL_INTERRUPT_LVL6
#define CYGNUM_HAL_INTERRUPT_SLOT_IRQ1      CYGNUM_HAL_INTERRUPT_LVL7
#define CYGNUM_HAL_INTERRUPT_PC_SIRQ4       CYGNUM_HAL_INTERRUPT_LVL8
#define CYGNUM_HAL_INTERRUPT_PC_SIRQ3       CYGNUM_HAL_INTERRUPT_LVL9
#define CYGNUM_HAL_INTERRUPT_PC_SIRQ2       CYGNUM_HAL_INTERRUPT_LVL10
#define CYGNUM_HAL_INTERRUPT_PC_SIRQ1       CYGNUM_HAL_INTERRUPT_LVL11
#define CYGNUM_HAL_INTERRUPT_PCIA           CYGNUM_HAL_INTERRUPT_LVL12
#define CYGNUM_HAL_INTERRUPT_PCIB           CYGNUM_HAL_INTERRUPT_LVL13
#define CYGNUM_HAL_INTERRUPT_PCIC           CYGNUM_HAL_INTERRUPT_LVL14
#define CYGNUM_HAL_INTERRUPT_PCID           CYGNUM_HAL_INTERRUPT_LVL14 // !?!


//----------------------------------------------------------------------------
// Interrupt controller
#define CYGARC_REG_INTC_A                   0xbb000000
#define CYGARC_REG_INTC_B                   0xbb000002
#define CYGARC_REG_INTC_C                   0xbb000004
#define CYGARC_REG_INTC_D                   0xbb000006
#define CYGARC_REG_INTC_E                   0xbb000008


//----------------------------------------------------------------------------
// Interrupt configuration extention macros
#define CYGPRI_HAL_INTERRUPT_UPDATE_LEVEL_PLF(vec, level)                       \
 case CYGNUM_HAL_INTERRUPT_SLOT_IRQ8 ... CYGNUM_HAL_INTERRUPT_SLOT_IRQ5:        \
  {                                                                             \
      cyg_uint16 msk;                                                           \
      int shift = 4*(3 - (vec - CYGNUM_HAL_INTERRUPT_SLOT_IRQ8));               \
      HAL_READ_UINT16(CYGARC_REG_INTC_A, msk);                                  \
      msk &= ~(0x000f << shift);                                                \
      if (level) msk |= (CYGNUM_HAL_INTERRUPT_LVL14 - vec + 1) << shift;        \
      HAL_WRITE_UINT16(CYGARC_REG_INTC_A, msk);                                 \
      break;                                                                    \
  }                                                                             \
 case CYGNUM_HAL_INTERRUPT_SLOT_IRQ4 ... CYGNUM_HAL_INTERRUPT_SLOT_IRQ1:        \
  {                                                                             \
      cyg_uint16 msk;                                                           \
      int shift = 4*(3 - (vec - CYGNUM_HAL_INTERRUPT_SLOT_IRQ4));               \
      HAL_READ_UINT16(CYGARC_REG_INTC_B, msk);                                  \
      msk &= ~(0x000f << shift);                                                \
      if (level) msk |= (CYGNUM_HAL_INTERRUPT_LVL14 - vec + 1) << shift;        \
      HAL_WRITE_UINT16(CYGARC_REG_INTC_B, msk);                                 \
      break;                                                                    \
  }                                                                             \
 case CYGNUM_HAL_INTERRUPT_PC_SIRQ4 ... CYGNUM_HAL_INTERRUPT_PC_SIRQ1:          \
  {                                                                             \
      cyg_uint16 msk;                                                           \
      int shift = 4*(3 - (vec - CYGNUM_HAL_INTERRUPT_PC_SIRQ4));                \
      HAL_READ_UINT16(CYGARC_REG_INTC_C, msk);                                  \
      msk &= ~(0x000f << shift);                                                \
      if (level) msk |= (CYGNUM_HAL_INTERRUPT_LVL14 - vec + 1) << shift;        \
      HAL_WRITE_UINT16(CYGARC_REG_INTC_C, msk);                                 \
      break;                                                                    \
  }                                                                             \
 case CYGNUM_HAL_INTERRUPT_PCIA ... CYGNUM_HAL_INTERRUPT_PCIC:                  \
  {                                                                             \
      cyg_uint16 msk;                                                           \
      int shift = 4*(3 - (vec - CYGNUM_HAL_INTERRUPT_PCIA));                    \
      HAL_READ_UINT16(CYGARC_REG_INTC_D, msk);                                  \
      msk &= ~(0x000f << shift);                                                \
      if (level) msk |= (CYGNUM_HAL_INTERRUPT_LVL14 - vec + 1) << shift;        \
      HAL_WRITE_UINT16(CYGARC_REG_INTC_D, msk);                                 \
      break;                                                                    \
  }

//----------------------------------------------------------------------------
// Reset.
// Block interrupts and cause an exception. This forces a reset.
#define HAL_PLATFORM_RESET() \
    asm volatile ("ldc %0,sr;trapa #0x00;" : : "r" (CYGARC_REG_SR_BL))
    
#define HAL_PLATFORM_RESET_ENTRY 0x80000000

//--------------------------------------------------------------------------
#endif // ifndef CYGONCE_HAL_PLF_INTR_H
// End of plf_intr.h