my int_lib.libpkg

pcb封装库

[Design]
Version=1.0
HierarchyMode=0
ChannelRoomNamingStyle=0
OutputPath=
ChannelDesignatorFormatString=$Component_$RoomName
ChannelRoomLevelSeperator=_
OpenOutputs=1
ArchiveProject=0
TimestampOutput=0
SeparateFolders=0
AllowPortNetNames=0
AllowSheetEntryNetNames=1
AppendSheetNumberToLocalNets=0
DefaultConfiguration=
UserID=0xFFFFFFFF

[Document1]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\78稳压块.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document2]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\CD4000系列IC.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document3]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\Miscellaneous Devices.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document4]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\Owner.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document5]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\TTL74系列IC.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document6]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\二极管.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document7]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\单片机及相关.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document8]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\场效应管及可控硅.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document9]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\声亮元件.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document10]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\常用元件库.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document11]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\开关.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document12]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\感应元件.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document13]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\插件.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document14]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\数字符号.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document15]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\数字集成电路1.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document16]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\模拟符号.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document17]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\模拟集成电路.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document18]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\电容.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document19]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\电池及电源.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document20]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\电阻.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document21]
DocumentPath=Project Outputs for My Int_Lib\My Int_Lib\继电器类元件.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[Document22]
DocumentPath=MCU Miscellaneous Devices.SCHLIB
AnnotationEnabled=1
AnnotateStartValue=1
AnnotateSuffix=
AnnotationIgnoreSelected=0
AnnotateOrder=-1
DoLibraryUpdate=1
DoDatabaseUpdate=1

[SearchPath1]
Path=D:\PCB\Protel DXP\DXP library\20091006 My Int_Lib\Project Outputs for My Int_Lib\My Int_Lib\*.*
IncludeSubFolders=1

[OutputGroup1]
Name=Netlist Outputs
Description=
PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintWhat=1
OutputType1=EDIF
OutputName1=EDIF for PCB
OutputDocumentPath1=
OutputEnabled1=1
OutputDefault1=0
OutputType2=MultiWire
OutputName2=MultiWire
OutputDocumentPath2=
OutputEnabled2=1
OutputDefault2=0
OutputType3=PLDNetList
OutputName3=CUPL Netlist
OutputDocumentPath3=
OutputEnabled3=1
OutputDefault3=0
OutputType4=ProtelNetlist
OutputName4=Protel
OutputDocumentPath4=
OutputEnabled4=1
OutputDefault4=0
OutputType5=VHDL
OutputName5=VHDL File
OutputDocumentPath5=
OutputEnabled5=1
OutputDefault5=0
OutputType6=XSpiceNetlist
OutputName6=XSpice Netlist
OutputDocumentPath6=
OutputEnabled6=1
OutputDefault6=0

[OutputGroup2]
Name=Simulator Outputs
Description=
PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintWhat=1
OutputType1=AdvSimNetlist
OutputName1=Mixed Sim
OutputDocumentPath1=
OutputEnabled1=1
OutputDefault1=0

[OutputGroup3]
Name=Documentation Outputs
Description=
PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintWhat=1
OutputType1=Composite
OutputName1=Composite Drawing
OutputDocumentPath1=
OutputEnabled1=1
OutputDefault1=0
PageOptions1=Record=PageOptions|SelectedOnly=False|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-4|MediaType=1|DitherType=10|PaperKind=A4|PrintScaleMode=1
OutputType2=PCB Print
OutputName2=PCB Prints
OutputDocumentPath2=
OutputEnabled2=1
OutputDefault2=0
PageOptions2=Record=PageOptions|SelectedOnly=False|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-4|MediaType=1|DitherType=10|PaperKind=A4|PrintScaleMode=1
OutputType3=Schematic Print
OutputName3=Schematic Prints
OutputDocumentPath3=
OutputEnabled3=1
OutputDefault3=0
PageOptions3=Record=PageOptions|SelectedOnly=False|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=1|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-4|MediaType=1|DitherType=10|PaperKind=A4|PrintScaleMode=1

[OutputGroup4]
Name=Assembly Outputs
Description=
PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintWhat=1
OutputType1=Assembly
OutputName1=Assembly Drawings
OutputDocumentPath1=
OutputEnabled1=1