mudle1302.o

mega8515通过的DS1302芯片使用程序

XL
H 1 areas F global symbols
M mudle1302.c
S push_gset1 Ref0000
S push_gset2 Ref0000
S pop_gset1 Ref0000
S pop_gset2 Ref0000
A text size EA flags 0
dbfile D:\AVR实验\DS1302时间芯片\mudle1302.c
dbfunc e Delayus 0 fV
dbsym r i 10 c
dbline FFFFFFFF 0
dbline 5 0
dbline 6 0
dbline 6 0
dbline FFFFFFFE A
dbline 0 A
dbfunc e ReadSec C fc
dbline FFFFFFFF C
dbline D C
dbline E C
dbline FFFFFFFE 12
dbline 0 12
dbfunc e ReadMin 14 fc
dbline FFFFFFFF 14
dbline 11 14
dbline 12 14
dbline FFFFFFFE 1A
dbline 0 1A
dbfunc e ReadHour 1C fc
dbline FFFFFFFF 1C
dbline 15 1C
dbline 16 1C
dbline FFFFFFFE 22
dbline 0 22
dbfunc e WriteSec 24 fV
dbsym r number 14 c
dbline FFFFFFFF 28
dbline 1C 28
dbline 1D 28
dbline FFFFFFFE 32
dbline 0 34
dbfunc e WriteMin 36 fV
dbsym r number 14 c
dbline FFFFFFFF 3A
dbline 20 3A
dbline 21 3A
dbline FFFFFFFE 44
dbline 0 46
dbfunc e WriteHour 48 fV
dbsym r number 14 c
dbline FFFFFFFF 4C
dbline 24 4C
dbline 25 4C
dbline FFFFFFFE 56
dbline 0 58
dbfunc e ReadRTC_Byte 5A fi
dbsym r redata 14 c
dbsym r address 14 c
dbline FFFFFFFF 5E
dbline 2C 5E
dbline 2F 5E
dbline 30 60
dbline 31 62
dbline 32 64
dbline 33 6A
dbline 34 6E
dbline 35 70
dbline 36 72
dbline FFFFFFFE 74
dbline 0 76
dbfunc e WriteRTC_Byte 78 fV
dbsym r number 14 c
dbsym r address 16 c
dbline FFFFFFFF 7E
dbline 3A 7E
dbline 3B 7E
dbline 3C 80
dbline 3D 82
dbline 3E 84
dbline 3F 8A
dbline 40 90
dbline 41 92
dbline FFFFFFFE 94
dbline 0 96
dbfunc e Write_bit 98 fV
dbsym r i 14 c
dbsym r addr 10 c
dbline FFFFFFFF 9A
dbline 49 9A
dbline 4A 9A
dbline 4B 9C
dbline 4B A0
dbline 4C A0
dbline 4D A8
dbline 4F AC
dbline 50 AE
dbline 51 B0
dbline 52 B2
dbline 53 B4
dbline 4B B4
dbline 4B B6
dbline FFFFFFFE BC
dbline 0 BE
dbfunc e Read_bit C0 fc
dbsym l num 1 c
dbsym r data_r 14 c
dbsym r i 16 c
dbline FFFFFFFF C2
dbline 57 C2
dbline 58 C2
dbline 59 C4
dbline 5A C6
dbline 5B CA
dbline 5E CC
dbline 5E D0
dbline 5F D0
dbline 62 D2
dbline 63 D6
dbline 64 D6
dbline 65 D8
dbline 66 D8
dbline 67 DA
dbline 68 DC
dbline 5E DC
dbline 5E DE
dbline 69 E4
dbline FFFFFFFE E6
dbline 0 E8
S _Write_bit Def0098
S _WriteHour Def0048
S _Delayus Def0000
S _WriteRTC_Byte Def0078
S _Read_bit Def00C0
S _ReadHour Def001C
S _WriteSec Def0024
S _WriteMin Def0036
S _ReadRTC_Byte Def005A
S _ReadSec Def000C
S _ReadMin Def0014
T 00 00 80 2F 81 50 08 2F 88 23 D9 F7 08 95
R 00 00 00 00
T 0C 00 01 E8 10 E0 24 D0 08 95
R 00 00 00 00
T 14 00 03 E8 10 E0 20 D0 08 95
R 00 00 00 00
T 1C 00 05 E8 10 E0 1C D0 08 95
R 00 00 00 00
T 24 00 00 D0 40 2F 24 2F 33 27 00 E8 10 E0 23 D0
R 00 00 00 00 82 02 00 00
T 32 00 00 D0 08 95
R 00 00 00 00 82 02 02 00
T 36 00 00 D0 40 2F 24 2F 33 27 02 E8 10 E0 1A D0
R 00 00 00 00 82 02 00 00
T 44 00 00 D0 08 95
R 00 00 00 00 82 02 02 00
T 48 00 00 D0 40 2F 24 2F 33 27 04 E8 10 E0 11 D0
R 00 00 00 00 82 02 00 00
T 56 00 00 D0 08 95
R 00 00 00 00 82 02 02 00
T 5A 00 00 D0 40 2F AB 98 A9 98 AB 9A 04 2F 11 27
R 00 00 00 00 82 02 00 00
T 68 00 17 D0 2A D0 40 2F AB 98 A9 9A 11 27 00 D0
R 00 00 00 00 82 0E 02 00
T 76 00 08 95
R 00 00 00 00
T 78 00 00 D0 42 2F 60 2F A9 98 AB 98 AB 9A 06 2F
R 00 00 00 00 82 02 01 00
T 86 00 11 27 07 D0 04 2F 11 27 04 D0 AB 98 A9 9A
R 00 00 00 00
T 94 00 00 D0 08 95
R 00 00 00 00 82 02 03 00
T 98 00 00 D0 44 27 48 E0 0B C0 80 2F 81 70 81 30
R 00 00 00 00 82 02 00 00
T A6 00 11 F4 AA 9A 01 C0 AA 98 A9 9A A9 98 06 95
R 00 00 00 00
T B4 00 4A 95 22 24 24 16 90 F3 00 D0 08 95
R 00 00 00 00 82 0A 02 00
T C0 00 00 D0 66 27 44 27 0F E0 9B DF A2 98 68 E0
R 00 00 00 00 82 02 01 00
T CE 00 07 C0 46 95 9A 9B 01 C0 40 68 A9 9A A9 98
R 00 00 00 00
T DC 00 6A 95 22 24 26 16 B0 F3 04 2F 00 D0 08 95
R 00 00 00 00 82 0C 03 00