sin.bdf

基于Quartus II FPGA/CPLD数字系统设计实例（VHDL源代码文件）

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect -80 128 88 144)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "clock" (rect 5 0 30 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 92 12)(pt 117 12)(line_width 1))
		(line (pt 92 4)(pt 117 4)(line_width 1))
		(line (pt 121 8)(pt 168 8)(line_width 1))
		(line (pt 92 12)(pt 92 4)(line_width 1))
		(line (pt 117 4)(pt 121 8)(line_width 1))
		(line (pt 117 12)(pt 121 8)(line_width 1))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 528 128 704 144)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "q[7..0]" (rect 90 0 121 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
)
(symbol
	(rect 160 104 256 200)
	(text "cnt" (rect 5 0 20 12)(font "Arial" ))
	(text "inst2" (rect 8 80 31 92)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 96 32)
		(output)
		(text "q[5..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "q[5..0]" (rect 44 27 75 39)(font "Arial" ))
		(line (pt 96 32)(pt 80 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 80 80)(line_width 1))
	)
)
(symbol
	(rect 280 104 496 240)
	(text "sin_rom" (rect 85 1 139 17)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 120 25 132)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[5..0]" (rect 0 0 75 14)(font "Arial" (font_size 8)))
		(text "address[5..0]" (rect 4 19 79 33)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 88 32)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 99 33 113)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 144 112)(line_width 1))
	)
	(port
		(pt 216 32)
		(output)
		(text "q[7..0]" (rect 0 0 35 14)(font "Arial" (font_size 8)))
		(text "q[7..0]" (rect 183 19 218 33)(font "Arial" (font_size 8)))
		(line (pt 216 32)(pt 160 32)(line_width 3))
	)
	(drawing
		(text "8 bits" (rect 108 48 120 75)(font "Arial" )(vertical))
		(text "64 words" (rect 121 41 133 84)(font "Arial" )(vertical))
		(text "Block type: AUTO" (rect 41 116 130 128)(font "Arial" ))
		(line (pt 104 24)(pt 136 24)(line_width 1))
		(line (pt 136 24)(pt 136 96)(line_width 1))
		(line (pt 136 96)(pt 104 96)(line_width 1))
		(line (pt 104 96)(pt 104 24)(line_width 1))
		(line (pt 118 58)(pt 123 63)(line_width 1))
		(line (pt 118 62)(pt 123 57)(line_width 1))
		(line (pt 152 27)(pt 160 27)(line_width 1))
		(line (pt 160 27)(pt 160 39)(line_width 1))
		(line (pt 160 39)(pt 152 39)(line_width 1))
		(line (pt 152 39)(pt 152 27)(line_width 1))
		(line (pt 152 34)(pt 154 36)(line_width 1))
		(line (pt 154 36)(pt 152 38)(line_width 1))
		(line (pt 144 36)(pt 152 36)(line_width 1))
		(line (pt 136 32)(pt 152 32)(line_width 3))
		(line (pt 88 27)(pt 96 27)(line_width 1))
		(line (pt 96 27)(pt 96 39)(line_width 1))
		(line (pt 96 39)(pt 88 39)(line_width 1))
		(line (pt 88 39)(pt 88 27)(line_width 1))
		(line (pt 88 34)(pt 90 36)(line_width 1))
		(line (pt 90 36)(pt 88 38)(line_width 1))
		(line (pt 80 36)(pt 88 36)(line_width 1))
		(line (pt 96 32)(pt 104 32)(line_width 3))
		(line (pt 80 112)(pt 80 36)(line_width 1))
		(line (pt 144 112)(pt 144 36)(line_width 1))
	)
)
(connector
	(pt 496 136)
	(pt 528 136)
	(bus)
)
(connector
	(pt 280 216)
	(pt 128 216)
)
(connector
	(pt 128 136)
	(pt 128 216)
)
(connector
	(pt 280 136)
	(pt 256 136)
	(bus)
)
(connector
	(pt 88 136)
	(pt 128 136)
)
(connector
	(pt 128 136)
	(pt 160 136)
)
(junction (pt 128 136))