📄 shiliangkongzhi.mdl
字号:
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "A4"
PaperUnits "centimeters"
ZoomFactor "100"
Block {
BlockType Inport
Name "iabc"
Position [30, 53, 60, 67]
IconDisplay "Port number"
}
Block {
BlockType Inport
Name "wr"
Position [30, 228, 60, 242]
Port "2"
IconDisplay "Port number"
}
Block {
BlockType Demux
Name "Demux1"
Ports [1, 3]
Position [170, 22, 175, 118]
BackgroundColor "black"
ShowName off
Outputs "3"
DisplayOption "bar"
Port {
PortNumber 1
Name "isd"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
Port {
PortNumber 2
Name "isq"
RTWStorageClass "Auto"
DataLoggingNameMode "SignalName"
}
}
Block {
BlockType Fcn
Name "Fcn1"
Position [110, 178, 170, 202]
Expr "0.06419*u(1)/(u(2)*0.2956+0.001)"
}
Block {
BlockType Gain
Name "Gain"
Position [220, 30, 265, 50]
NamePlacement "alternate"
Gain "0.065181"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "Gain1"
Position [230, 180, 255, 200]
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Gain
Name "Gain2"
Position [230, 225, 255, 245]
Gain "2"
ParameterDataTypeMode "Inherit via internal rule"
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType Integrator
Name "Integrator"
Ports [1, 1]
Position [335, 175, 365, 205]
LimitOutput on
UpperSaturationLimit "80"
LowerSaturationLimit "-80"
IgnoreLimit off
}
Block {
BlockType Mux
Name "Mux1"
Ports [2, 1]
Position [65, 171, 70, 209]
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Mux
Name "Mux2"
Ports [2, 1]
Position [465, 180, 470, 220]
ShowName off
Inputs "2"
DisplayOption "bar"
}
Block {
BlockType Sum
Name "Sum"
Ports [2, 1]
Position [285, 180, 305, 200]
ShowName off
IconShape "round"
Inputs "|++"
InputSameDT off
OutDataTypeMode "Inherit via internal rule"
SaturateOnIntegerOverflow off
}
Block {
BlockType TransferFcn
Name "Transfer Fcn"
Position [300, 24, 365, 56]
Denominator "[Tr 1]"
}
Block {
BlockType UnitDelay
Name "Unit Delay4"
Position [405, 30, 425, 60]
NamePlacement "alternate"
ShowName off
SampleTime "Ts"
}
Block {
BlockType Reference
Name "abc_to_dq0\n"
Ports [2, 1]
Position [85, 50, 130, 90]
SourceBlock "powerlib_extras/Measurements/abc_to_dq0\nTr"
"ansformation"
SourceType "abc to dq0 Transformation"
ShowPortLabels on
}
Block {
BlockType Trigonometry
Name "s"
Ports [1, 1]
Position [400, 165, 430, 195]
}
Block {
BlockType Trigonometry
Name "s1"
Ports [1, 1]
Position [400, 215, 430, 245]
Operator "cos"
}
Block {
BlockType Terminator
Name "z"
Position [220, 90, 240, 110]
NamePlacement "alternate"
ShowName off
}
Block {
BlockType Outport
Name "psir"
Position [510, 18, 540, 32]
IconDisplay "Port number"
BusOutputAsStruct off
}
Block {
BlockType Outport
Name "sincos"
Position [510, 123, 540, 137]
Port "2"
IconDisplay "Port number"
BusOutputAsStruct off
}
Block {
BlockType Outport
Name "isq"
Position [510, 63, 540, 77]
Port "3"
IconDisplay "Port number"
BusOutputAsStruct off
}
Line {
SrcBlock "abc_to_dq0\n"
SrcPort 1
DstBlock "Demux1"
DstPort 1
}
Line {
SrcBlock "Gain"
SrcPort 1
DstBlock "Transfer Fcn"
DstPort 1
}
Line {
SrcBlock "Demux1"
SrcPort 3
DstBlock "z"
DstPort 1
}
Line {
SrcBlock "Mux1"
SrcPort 1
DstBlock "Fcn1"
DstPort 1
}
Line {
SrcBlock "Transfer Fcn"
SrcPort 1
Points [5, 0]
Branch {
Points [0, -15]
DstBlock "psir"
DstPort 1
}
Branch {
Points [0, 5]
DstBlock "Unit Delay4"
DstPort 1
}
}
Line {
SrcBlock "Gain2"
SrcPort 1
Points [35, 0]
DstBlock "Sum"
DstPort 2
}
Line {
SrcBlock "Gain1"
SrcPort 1
DstBlock "Sum"
DstPort 1
}
Line {
SrcBlock "Sum"
SrcPort 1
DstBlock "Integrator"
DstPort 1
}
Line {
SrcBlock "Integrator"
SrcPort 1
Points [10, 0; 0, -10]
Branch {
DstBlock "s"
DstPort 1
}
Branch {
Points [0, 50]
DstBlock "s1"
DstPort 1
}
}
Line {
SrcBlock "s"
SrcPort 1
Points [5, 0; 0, 10]
DstBlock "Mux2"
DstPort 1
}
Line {
SrcBlock "s1"
SrcPort 1
Points [5, 0; 0, -20]
DstBlock "Mux2"
DstPort 2
}
Line {
SrcBlock "Mux2"
SrcPort 1
Points [15, 0; 0, -70; 5, 0]
Branch {
DstBlock "sincos"
DstPort 1
}
Branch {
Points [-425, 0]
DstBlock "abc_to_dq0\n"
DstPort 2
}
}
Line {
SrcBlock "iabc"
SrcPort 1
Points [0, 0]
DstBlock "abc_to_dq0\n"
DstPort 1
}
Line {
SrcBlock "Fcn1"
SrcPort 1
DstBlock "Gain1"
DstPort 1
}
Line {
SrcBlock "wr"
SrcPort 1
DstBlock "Gain2"
DstPort 1
}
Line {
Name "isd"
Labels [0, 0]
SrcBlock "Demux1"
SrcPort 1
DstBlock "Gain"
DstPort 1
}
Line {
SrcBlock "Unit Delay4"
SrcPort 1
Points [20, 0; 0, 95; -415, 0; 0, 60]
DstBlock "Mux1"
DstPort 2
}
Line {
Name "isq"
Labels [0, 0]
SrcBlock "Demux1"
SrcPort 2
Points [75, 0]
Branch {
Points [0, 90; -205, 0]
DstBlock "Mux1"
DstPort 1
}
Branch {
DstBlock "isq"
DstPort 1
}
}
}
}
Block {
BlockType Scope
Name "T"
Ports [1]
Position [360, 15, 380, 45]
Floating off
Location [188, 390, 512, 629]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
YMin "150"
YMax "150"
SaveName "ScopeData8"
DataFormat "StructureWithTime"
LimitDataPoints off
SampleTime "0"
}
Block {
BlockType Step
Name "TL"
Position [260, 14, 285, 36]
Time "0.5"
After "120"
SampleTime "0.5"
}
Block {
BlockType UnitDelay
Name "Unit Delay4"
Position [480, 12, 500, 48]
NamePlacement "alternate"
ShowName off
SampleTime "Ts"
}
Block {
BlockType Reference
Name "Universal Bridge"
Ports [1, 0, 0, 0, 0, 3, 2]
Position [175, 59, 220, 126]
Orientation "left"
NamePlacement "alternate"
SourceBlock "powerlib/Power\nElectronics/Universal Bridge"
SourceType "Universal Bridge"
ShowPortLabels on
Arms "3"
SnubberResistance "1000"
SnubberCapacitance "inf"
Device "IGBT / Diodes"
Ron "1e-3"
Lon "0"
ForwardVoltages "[ 0 0 ]"
ForwardVoltage "0"
GTOparameters "[ 10e-6 , 20e-6 ]"
IGBTparameters "[ 1e-6 , 2e-6 ]"
Measurements "None"
converterType "Rectifier"
}
Block {
BlockType Reference
Name "V"
Ports [0, 1, 0, 0, 0, 2]
Position [305, 143, 330, 167]
SourceBlock "powerlib/Measurements/Voltage Measurement"
SourceType "Voltage Measurement"
ShowPortLabels on
PhasorSimulation off
OutputType "Complex"
PSBequivalent "0"
}
Block {
BlockType Reference
Name "dq0_to_abc\n"
Ports [2, 1]
Position [425, 325, 485, 380]
SourceBlock "powerlib_extras/Measurements/dq0_to_abc\nTransf"
"ormation"
SourceType "dq0 to abc Transformation"
ShowPortLabels on
}
Block {
BlockType Constant
Name "i0"
Position [285, 422, 305, 448]
Value "0"
}
Block {
BlockType Scope
Name "iabc"
Ports [3]
Position [675, 280, 715, 350]
Floating off
Location [12, 124, 829, 689]
Open off
NumInputPorts "3"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
axes3 "%<SignalLabel>"
}
YMin "-30.25~3.75~24.1"
YMax "-29.5~6.25~25.6"
SaveName "ScopeData9"
DataFormat "StructureWithTime"
LimitDataPoints off
SampleTime "0"
}
Block {
BlockType Scope
Name "n"
Ports [1]
Position [605, 195, 625, 225]
Floating off
Location [326, 276, 650, 515]
Open off
NumInputPorts "1"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
}
YMin "149.1"
YMax "149.75"
SaveName "ScopeData4"
DataFormat "StructureWithTime"
LimitDataPoints off
SampleTime "0"
}
Block {
BlockType Constant
Name "n*"
Position [15, 377, 50, 403]
Value "1400"
}
Block {
BlockType Scope
Name "p"
Ports [6]
Position [650, 433, 720, 557]
Floating off
Location [66, 125, 885, 722]
Open off
NumInputPorts "6"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
axes3 "%<SignalLabel>"
axes4 "%<SignalLabel>"
axes5 "%<SignalLabel>"
axes6 "%<SignalLabel>"
}
YMin "0~0~0~0~0~0"
YMax "1~1~1~1~1~1"
SaveName "ScopeData7"
DataFormat "StructureWithTime"
LimitDataPoints off
SampleTime "0"
}
Block {
BlockType SubSystem
Name "powergui"
Ports []
Position [15, 15, 75, 39]
AncestorBlock "powerlib/powergui"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -