fre_sweep.gise

频率扫描的VHDL完整代码

<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Fre_Sweep.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FS_Top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FS_Top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FS_Top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FS_Top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FS_Top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FS_Top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FS_Top_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FS_Top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FS_Top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sweep_tri.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_FS.fdo"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1322532452" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="-8025429327756062575" xil_pn:start_ts="1322530620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1322530249" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1322530249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322530541" xil_pn:in_ck="-7961411240960302976" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1322530541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FS_Top.vhd"/>
      <outfile xil_pn:name="sweep_ech.vhd"/>
      <outfile xil_pn:name="sweep_sine.vhd"/>
      <outfile xil_pn:name="sweep_tri.vhd"/>
      <outfile xil_pn:name="tb_FS.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1322533206" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="961441877321040388" xil_pn:start_ts="1322533206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322533206" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1856423123114759410" xil_pn:start_ts="1322533206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322533131" xil_pn:in_ck="-6318634003461594064" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5881386911777539386" xil_pn:start_ts="1322533119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1322530541" xil_pn:in_ck="-7961411240960302976" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1322530541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FS_Top.vhd"/>
      <outfile xil_pn:name="sweep_ech.vhd"/>
      <outfile xil_pn:name="sweep_sine.vhd"/>
      <outfile xil_pn:name="sweep_tri.vhd"/>
      <outfile xil_pn:name="tb_FS.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1322533208" xil_pn:in_ck="-7961411240960302976" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="1281648195103681376" xil_pn:start_ts="1322533206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="tb_FS.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1322470245" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1322470245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322470245" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6666989815186874524" xil_pn:start_ts="1322470245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322470424" xil_pn:in_ck="-6318634003461594064" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5881386911777539386" xil_pn:start_ts="1322470420">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1322470292" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1322470292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322470292" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5504888065590706414" xil_pn:start_ts="1322470292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1322470292" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8169078325219747329" xil_pn:start_ts="1322470292">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1322470292" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7127082438103517488" xil_pn:start_ts="1322470292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1322470311" xil_pn:in_ck="4514324338749478146" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-9135796930388346282" xil_pn:start_ts="1322470292">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FS_Top.lso"/>
      <outfile xil_pn:name="FS_Top.prj"/>
      <outfile xil_pn:name="FS_Top.syr"/>
      <outfile xil_pn:name="FS_Top.xst"/>
      <outfile xil_pn:name="FS_Top_vhdl.prj"/>
      <outfile xil_pn:name="FS_Top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>