📄 cpu4.rpt
字号:
Project Information d:\documents\studio\exp\part 2\1-in_clk\cpu4.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 01/02/2008 13:34:57
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
cpu4 EPF10K30ETC144-1 2 47 8 0 0 % 99 5 %
User Pins: 2 47 8
Project Information d:\documents\studio\exp\part 2\1-in_clk\cpu4.rpt
** FILE HIERARCHY **
|74465:o_d_bus|
|lpm_add_sub:492|
|lpm_add_sub:492|addcore:adder|
|lpm_add_sub:492|altshift:result_ext_latency_ffs|
|lpm_add_sub:492|altshift:carry_ext_latency_ffs|
|lpm_add_sub:492|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:493|
|lpm_add_sub:493|addcore:adder|
|lpm_add_sub:493|altshift:result_ext_latency_ffs|
|lpm_add_sub:493|altshift:carry_ext_latency_ffs|
|lpm_add_sub:493|altshift:oflow_ext_latency_ffs|
Device-Specific Information: d:\documents\studio\exp\part 2\1-in_clk\cpu4.rpt
cpu4
***** Logic for device 'cpu4' compiled without errors.
Device: EPF10K30ETC144-1
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
R R R R R R R R R R R R R R
E E E E E E E E E E E E E E
S S S S S i S S S S S V i S S S S
E E E E E _ V E E E E E C _ E V E E E
R o R R R R o r o C R R R R R C r R a o a C R R R a
V _ V V V G V _ e _ C V V V V G V G G G G I e V c _ t c C p V V V c
E a E E E N E a g a I E E E E N E N N N N N r g E c a p c I c E E E c c
D 3 D D D D D 1 1 0 O D D D D D D D D D D T c 5 D 4 7 7 7 O 2 D D D 5 k
--------------------------------------------------------------------------_
/ 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110 |_
/ 143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109 |
#TCK | 1 108 | ^DATA0
^CONF_DONE | 2 107 | ^DCLK
^nCEO | 3 106 | ^nCE
#TDO | 4 105 | #TDI
VCCIO | 5 104 | GND
VCCINT | 6 103 | GND
RESERVED | 7 102 | t1
RESERVED | 8 101 | t2
RESERVED | 9 100 | t0
RESERVED | 10 99 | o_a5
o_d0 | 11 98 | RESERVED
acc0 | 12 97 | o_d3
pc0 | 13 96 | tp3
pc1 | 14 95 | o_d2
GND | 15 94 | VCCIO
GND | 16 93 | VCCINT
o_d1 | 17 92 | o_d5
tp2 | 18 91 | o_a4
o_d4 | 19 EPF10K30ETC144-1 90 | pc4
pc6 | 20 89 | tp4
o_d6 | 21 88 | o_d7
pc5 | 22 87 | i_reg6
tp6 | 23 86 | RESERVED
VCCIO | 24 85 | GND
VCCINT | 25 84 | GND
RESERVED | 26 83 | i_reg4
tp0 | 27 82 | wc
pc3 | 28 81 | RESERVED
acc1 | 29 80 | o_a2
RESERVED | 30 79 | RESERVED
RESERVED | 31 78 | i_reg7
RESERVED | 32 77 | ^MSEL0
RESERVED | 33 76 | ^MSEL1
#TMS | 34 75 | VCCINT
^nSTATUS | 35 74 | ^nCONFIG
i_reg3 | 36 73 | tp5
| 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 _|
\ 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 |
\---------------------------------------------------------------------------
R R R G R R i t V R R R R G R V V r c G G G R R V a R p o G a c a i V R
E E E N E E _ p C E E E E N E C C e l N N N E E C c E c _ N c y c _ C E
S S S D S S r 1 C S S S S D S C C s k D D D S S C c S 7 a D c c r C S
E E E E E e I E E E E E I I e E E I 6 E 6 3 2 e I E
R R R R R g O R R R R R N N t R R O R g O R
V V V V V 0 V V V V V T T V V V 2 V
E E E E E E E E E E E E E E
D D D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant.
Device-Specific Information: d:\documents\studio\exp\part 2\1-in_clk\cpu4.rpt
cpu4
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A1 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 2/2 0/2 5/22( 22%)
A2 2/ 8( 25%) 2/ 8( 25%) 2/ 8( 25%) 0/2 0/2 3/22( 13%)
B6 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 1/22( 4%)
C6 8/ 8(100%) 4/ 8( 50%) 2/ 8( 25%) 1/2 1/2 11/22( 50%)
C8 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 1/2 0/2 9/22( 40%)
C29 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 1/2 0/2 8/22( 36%)
C30 8/ 8(100%) 4/ 8( 50%) 3/ 8( 37%) 1/2 1/2 8/22( 36%)
C35 8/ 8(100%) 5/ 8( 62%) 2/ 8( 25%) 1/2 1/2 13/22( 59%)
D2 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 1/2 0/2 9/22( 40%)
D8 8/ 8(100%) 3/ 8( 37%) 2/ 8( 25%) 1/2 0/2 9/22( 40%)
D9 8/ 8(100%) 7/ 8( 87%) 3/ 8( 37%) 1/2 1/2 11/22( 50%)
D11 8/ 8(100%) 4/ 8( 50%) 5/ 8( 62%) 1/2 0/2 8/22( 36%)
D14 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 1/2 1/2 11/22( 50%)
D17 8/ 8(100%) 3/ 8( 37%) 2/ 8( 25%) 1/2 1/2 10/22( 45%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 2/6 ( 33%)
Total I/O pins used: 55/96 ( 57%)
Total logic cells used: 99/1728 ( 5%)
Total embedded cells used: 0/96 ( 0%)
Total EABs used: 0/6 ( 0%)
Average fan-in: 3.55/4 ( 88%)
Total fan-in: 352/6912 ( 5%)
Total input pins required: 2
Total input I/O cell registers required: 0
Total output pins required: 47
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 8
Total reserved pins required 0
Total logic cells required: 99
Total flipflops required: 47
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 25/1728 ( 1%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 EA 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 Total(LC/EC)
A: 8 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10/0
B: 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1/0
C: 0 0 0 0 0 8 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 8 0 0 0 0 8 0 40/0
D: 0 8 0 0 0 0 0 8 8 0 8 0 0 8 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48/0
E: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
F: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
Total: 8 10 0 0 0 9 0 16 8 0 8 0 0 8 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 8 8 0 0 0 0 8 0 99/0
Device-Specific Information: d:\documents\studio\exp\part 2\1-in_clk\cpu4.rpt
cpu4
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
55 - - - -- INPUT G ^ 0 0 0 0 clk
11 - - C -- BIDIR ^ 0 1 0 4 o_d0
17 - - C -- BIDIR ^ 0 1 0 4 o_d1
95 - - C -- BIDIR ^ 0 1 0 4 o_d2
97 - - C -- BIDIR ^ 0 1 0 4 o_d3
19 - - D -- BIDIR ^ 0 1 0 4 o_d4
92 - - D -- BIDIR ^ 0 1 0 4 o_d5
21 - - D -- BIDIR ^ 0 1 0 3 o_d6
88 - - D -- BIDIR ^ 0 1 0 3 o_d7
54 - - - -- INPUT G ^ 0 0 0 4 reset
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: d:\documents\studio\exp\part 2\1-in_clk\cpu4.rpt
cpu4
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
12 - - C -- OUTPUT 0 1 0 0 acc0
29 - - E -- OUTPUT 0 1 0 0 acc1
69 - - - 06 OUTPUT 0 1 0 0 acc2
67 - - - 08 OUTPUT 0 1 0 0 acc3
119 - - - 13 OUTPUT 0 1 0 0 acc4
110 - - - 02 OUTPUT 0 1 0 0 acc5
62 - - - 12 OUTPUT 0 1 0 0 acc6
116 - - - 07 OUTPUT 0 1 0 0 acc7
109 - - - 01 OUTPUT 0 1 0 0 ck
68 - - - 07 OUTPUT 0 1 0 0 cy
43 - - - 30 OUTPUT 0 1 0 0 i_reg0
136 - - - 30 OUTPUT 0 1 0 0 i_reg1
70 - - - 05 OUTPUT 0 1 0 0 i_reg2
36 - - - 36 OUTPUT 0 1 0 0 i_reg3
83 - - E -- OUTPUT 0 1 0 0 i_reg4
121 - - - 17 OUTPUT 0 1 0 0 i_reg5
87 - - E -- OUTPUT 0 1 0 0 i_reg6
78 - - F -- OUTPUT 0 1 0 0 i_reg7
135 - - - 29 OUTPUT 0 1 0 0 o_a0
137 - - - 30 OUTPUT 0 1 0 0 o_a1
80 - - F -- OUTPUT 0 1 0 0 o_a2
143 - - - 35 OUTPUT 0 1 0 0 o_a3
91 - - D -- OUTPUT 0 1 0 0 o_a4
99 - - B -- OUTPUT 0 1 0 0 o_a5
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -