cpu_spdp_cast_comp_inst.v

nios里面用自定义指令集来实现三角函数

//Legal Notice: (C)2007 Altera Corporation. All rights reserved.  Your
//use of Altera Corporation's design tools, logic functions and other
//software and tools, and its AMPP partner logic functions, and any
//output files any of the foregoing (including device programming or
//simulation files), and any associated documentation or information are
//expressly subject to the terms and conditions of the Altera Program
//License Subscription Agreement or other applicable license agreement,
//including, without limitation, that your use is for the sole purpose
//of programming logic devices manufactured by Altera and sold by Altera
//or its authorized distributors.  Please refer to the applicable
//agreement for further details.

// synthesis translate_off
`timescale 1ns / 1ps
// synthesis translate_on

// turn off superfluous verilog processor warnings 
// altera message_level Level1 
// altera message_off 10034 10035 10036 10037 10230 10240 10030 

module cpu_SPDP_CAST_COMP_inst (
                                 // inputs:
                                  clk,
                                  clk_en,
                                  dataa,
                                  datab,
                                  n,
                                  reset,
                                  start,

                                 // outputs:
                                  done,
                                  result
                               )
;

  output           done;
  output  [ 31: 0] result;
  input            clk;
  input            clk_en;
  input   [ 31: 0] dataa;
  input   [ 31: 0] datab;
  input   [  4: 0] n;
  input            reset;
  input            start;

  wire             done;
  wire    [ 31: 0] result;
  SPDP_CAST_COMP_top the_SPDP_CAST_COMP_top
    (
      .clk    (clk),
      .clk_en (clk_en),
      .dataa  (dataa),
      .datab  (datab),
      .done   (done),
      .n      (n),
      .reset  (reset),
      .result (result),
      .start  (start)
    );


endmodule