altsyncram_so82.tdf

来自「filter,很不错,大家可以看以下」· TDF 代码 · 共 1,747 行 · 第 1/5 页

TDF
1,747 行
字号
12345
		);
	ram_block1a48 : cyclone_ram_block
		WITH (
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
			OPERATION_MODE = "dual_port",
			PORT_A_ADDRESS_CLEAR = "none",
			PORT_A_ADDRESS_WIDTH = 12,
			PORT_A_DATA_IN_CLEAR = "none",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 4096,
			PORT_A_FIRST_BIT_NUMBER = 21,
			PORT_A_LAST_ADDRESS = 8191,
			PORT_A_LOGICAL_RAM_DEPTH = 8192,
			PORT_A_LOGICAL_RAM_WIDTH = 27,
			PORT_A_WRITE_ENABLE_CLEAR = "none",
			PORT_B_ADDRESS_CLEAR = "none",
			PORT_B_ADDRESS_CLOCK = "clock1",
			PORT_B_ADDRESS_WIDTH = 12,
			PORT_B_DATA_WIDTH = 1,
			PORT_B_FIRST_ADDRESS = 4096,
			PORT_B_FIRST_BIT_NUMBER = 21,
			PORT_B_LAST_ADDRESS = 8191,
			PORT_B_LOGICAL_RAM_DEPTH = 8192,
			PORT_B_LOGICAL_RAM_WIDTH = 27,
			PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
			RAM_BLOCK_TYPE = "auto"
		);
	ram_block1a49 : cyclone_ram_block
		WITH (
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
			OPERATION_MODE = "dual_port",
			PORT_A_ADDRESS_CLEAR = "none",
			PORT_A_ADDRESS_WIDTH = 12,
			PORT_A_DATA_IN_CLEAR = "none",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 4096,
			PORT_A_FIRST_BIT_NUMBER = 22,
			PORT_A_LAST_ADDRESS = 8191,
			PORT_A_LOGICAL_RAM_DEPTH = 8192,
			PORT_A_LOGICAL_RAM_WIDTH = 27,
			PORT_A_WRITE_ENABLE_CLEAR = "none",
			PORT_B_ADDRESS_CLEAR = "none",
			PORT_B_ADDRESS_CLOCK = "clock1",
			PORT_B_ADDRESS_WIDTH = 12,
			PORT_B_DATA_WIDTH = 1,
			PORT_B_FIRST_ADDRESS = 4096,
			PORT_B_FIRST_BIT_NUMBER = 22,
			PORT_B_LAST_ADDRESS = 8191,
			PORT_B_LOGICAL_RAM_DEPTH = 8192,
			PORT_B_LOGICAL_RAM_WIDTH = 27,
			PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
			RAM_BLOCK_TYPE = "auto"
		);
	ram_block1a50 : cyclone_ram_block
		WITH (
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
			OPERATION_MODE = "dual_port",
			PORT_A_ADDRESS_CLEAR = "none",
			PORT_A_ADDRESS_WIDTH = 12,
			PORT_A_DATA_IN_CLEAR = "none",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 4096,
			PORT_A_FIRST_BIT_NUMBER = 23,
			PORT_A_LAST_ADDRESS = 8191,
			PORT_A_LOGICAL_RAM_DEPTH = 8192,
			PORT_A_LOGICAL_RAM_WIDTH = 27,
			PORT_A_WRITE_ENABLE_CLEAR = "none",
			PORT_B_ADDRESS_CLEAR = "none",
			PORT_B_ADDRESS_CLOCK = "clock1",
			PORT_B_ADDRESS_WIDTH = 12,
			PORT_B_DATA_WIDTH = 1,
			PORT_B_FIRST_ADDRESS = 4096,
			PORT_B_FIRST_BIT_NUMBER = 23,
			PORT_B_LAST_ADDRESS = 8191,
			PORT_B_LOGICAL_RAM_DEPTH = 8192,
			PORT_B_LOGICAL_RAM_WIDTH = 27,
			PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
			RAM_BLOCK_TYPE = "auto"
		);
	ram_block1a51 : cyclone_ram_block
		WITH (
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
			OPERATION_MODE = "dual_port",
			PORT_A_ADDRESS_CLEAR = "none",
			PORT_A_ADDRESS_WIDTH = 12,
			PORT_A_DATA_IN_CLEAR = "none",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 4096,
			PORT_A_FIRST_BIT_NUMBER = 24,
			PORT_A_LAST_ADDRESS = 8191,
			PORT_A_LOGICAL_RAM_DEPTH = 8192,
			PORT_A_LOGICAL_RAM_WIDTH = 27,
			PORT_A_WRITE_ENABLE_CLEAR = "none",
			PORT_B_ADDRESS_CLEAR = "none",
			PORT_B_ADDRESS_CLOCK = "clock1",
			PORT_B_ADDRESS_WIDTH = 12,
			PORT_B_DATA_WIDTH = 1,
			PORT_B_FIRST_ADDRESS = 4096,
			PORT_B_FIRST_BIT_NUMBER = 24,
			PORT_B_LAST_ADDRESS = 8191,
			PORT_B_LOGICAL_RAM_DEPTH = 8192,
			PORT_B_LOGICAL_RAM_WIDTH = 27,
			PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
			RAM_BLOCK_TYPE = "auto"
		);
	ram_block1a52 : cyclone_ram_block
		WITH (
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
			OPERATION_MODE = "dual_port",
			PORT_A_ADDRESS_CLEAR = "none",
			PORT_A_ADDRESS_WIDTH = 12,
			PORT_A_DATA_IN_CLEAR = "none",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 4096,
			PORT_A_FIRST_BIT_NUMBER = 25,
			PORT_A_LAST_ADDRESS = 8191,
			PORT_A_LOGICAL_RAM_DEPTH = 8192,
			PORT_A_LOGICAL_RAM_WIDTH = 27,
			PORT_A_WRITE_ENABLE_CLEAR = "none",
			PORT_B_ADDRESS_CLEAR = "none",
			PORT_B_ADDRESS_CLOCK = "clock1",
			PORT_B_ADDRESS_WIDTH = 12,
			PORT_B_DATA_WIDTH = 1,
			PORT_B_FIRST_ADDRESS = 4096,
			PORT_B_FIRST_BIT_NUMBER = 25,
			PORT_B_LAST_ADDRESS = 8191,
			PORT_B_LOGICAL_RAM_DEPTH = 8192,
			PORT_B_LOGICAL_RAM_WIDTH = 27,
			PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
			RAM_BLOCK_TYPE = "auto"
		);
	ram_block1a53 : cyclone_ram_block
		WITH (
			CONNECTIVITY_CHECKING = "OFF",
			LOGICAL_RAM_NAME = "ALTSYNCRAM",
			MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
			OPERATION_MODE = "dual_port",
			PORT_A_ADDRESS_CLEAR = "none",
			PORT_A_ADDRESS_WIDTH = 12,
			PORT_A_DATA_IN_CLEAR = "none",
			PORT_A_DATA_WIDTH = 1,
			PORT_A_FIRST_ADDRESS = 4096,
			PORT_A_FIRST_BIT_NUMBER = 26,
			PORT_A_LAST_ADDRESS = 8191,
			PORT_A_LOGICAL_RAM_DEPTH = 8192,
			PORT_A_LOGICAL_RAM_WIDTH = 27,
			PORT_A_WRITE_ENABLE_CLEAR = "none",
			PORT_B_ADDRESS_CLEAR = "none",
			PORT_B_ADDRESS_CLOCK = "clock1",
			PORT_B_ADDRESS_WIDTH = 12,
			PORT_B_DATA_WIDTH = 1,
			PORT_B_FIRST_ADDRESS = 4096,
			PORT_B_FIRST_BIT_NUMBER = 26,
			PORT_B_LAST_ADDRESS = 8191,
			PORT_B_LOGICAL_RAM_DEPTH = 8192,
			PORT_B_LOGICAL_RAM_WIDTH = 27,
			PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
			RAM_BLOCK_TYPE = "auto"
		);
	address_a_wire[12..0]	: WIRE;
	address_b_wire[12..0]	: WIRE;
	clocken1	: NODE;

BEGIN 
	address_reg_b[].CLK = clock1;
	address_reg_b[].D = address_b[12..12];
	address_reg_b[].ENA = clocken1;
	decode2.data[0..0] = address_a_wire[12..12];
	decode2.enable = wren_a;
	mux3.data[] = ( ram_block1a[53].portbdataout[0..0], ram_block1a[52].portbdataout[0..0], ram_block1a[51].portbdataout[0..0], ram_block1a[50].portbdataout[0..0], ram_block1a[49].portbdataout[0..0], ram_block1a[48].portbdataout[0..0], ram_block1a[47].portbdataout[0..0], ram_block1a[46].portbdataout[0..0], ram_block1a[45].portbdataout[0..0], ram_block1a[44].portbdataout[0..0], ram_block1a[43].portbdataout[0..0], ram_block1a[42].portbdataout[0..0], ram_block1a[41].portbdataout[0..0], ram_block1a[40].portbdataout[0..0], ram_block1a[39].portbdataout[0..0], ram_block1a[38].portbdataout[0..0], ram_block1a[37].portbdataout[0..0], ram_block1a[36].portbdataout[0..0], ram_block1a[35].portbdataout[0..0], ram_block1a[34].portbdataout[0..0], ram_block1a[33].portbdataout[0..0], ram_block1a[32].portbdataout[0..0], ram_block1a[31].portbdataout[0..0], ram_block1a[30].portbdataout[0..0], ram_block1a[29].portbdataout[0..0], ram_block1a[28].portbdataout[0..0], ram_block1a[27].portbdataout[0..0], ram_block1a[26].portbdataout[0..0], ram_block1a[25].portbdataout[0..0], ram_block1a[24].portbdataout[0..0], ram_block1a[23].portbdataout[0..0], ram_block1a[22].portbdataout[0..0], ram_block1a[21].portbdataout[0..0], ram_block1a[20].portbdataout[0..0], ram_block1a[19].portbdataout[0..0], ram_block1a[18].portbdataout[0..0], ram_block1a[17].portbdataout[0..0], ram_block1a[16].portbdataout[0..0], ram_block1a[15].portbdataout[0..0], ram_block1a[14].portbdataout[0..0], ram_block1a[13].portbdataout[0..0], ram_block1a[12].portbdataout[0..0], ram_block1a[11].portbdataout[0..0], ram_block1a[10].portbdataout[0..0], ram_block1a[9].portbdataout[0..0], ram_block1a[8].portbdataout[0..0], ram_block1a[7].portbdataout[0..0], ram_block1a[6].portbdataout[0..0], ram_block1a[5].portbdataout[0..0], ram_block1a[4].portbdataout[0..0], ram_block1a[3].portbdataout[0..0], ram_block1a[2].portbdataout[0..0], ram_block1a[1].portbdataout[0..0], ram_block1a[0].portbdataout[0..0]);
	mux3.sel[] = address_reg_b[].Q;
	ram_block1a[53..0].clk0 = clock0;
	ram_block1a[53..0].clk1 = clock1;
	ram_block1a[0].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[1].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[2].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[3].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[4].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[5].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[6].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[7].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[8].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[9].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[10].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[11].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[12].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[13].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[14].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[15].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[16].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[17].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[18].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[19].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[20].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[21].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[22].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[23].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[24].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[25].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[26].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[27].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[28].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[29].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[30].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[31].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[32].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[33].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[34].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[35].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[36].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[37].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[38].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[39].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[40].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[41].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[42].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[43].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[44].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[45].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[46].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[47].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[48].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[49].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[50].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[51].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[52].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[53].portaaddr[] = ( address_a_wire[11..0]);
	ram_block1a[0].portadatain[] = ( data_a[0..0]);
	ram_block1a[1].portadatain[] = ( data_a[1..1]);
	ram_block1a[2].portadatain[] = ( data_a[2..2]);
	ram_block1a[3].portadatain[] = ( data_a[3..3]);
	ram_block1a[4].portadatain[] = ( data_a[4..4]);
	ram_block1a[5].portadatain[] = ( data_a[5..5]);
	ram_block1a[6].portadatain[] = ( data_a[6..6]);
	ram_block1a[7].portadatain[] = ( data_a[7..7]);
	ram_block1a[8].portadatain[] = ( data_a[8..8]);
	ram_block1a[9].portadatain[] = ( data_a[9..9]);
	ram_block1a[10].portadatain[] = ( data_a[10..10]);
	ram_block1a[11].portadatain[] = ( data_a[11..11]);
	ram_block1a[12].portadatain[] = ( data_a[12..12]);
	ram_block1a[13].portadatain[] = ( data_a[13..13]);
	ram_block1a[14].portadatain[] = ( data_a[14..14]);
	ram_block1a[15].portadatain[] = ( data_a[15..15]);
	ram_block1a[16].portadatain[] = ( data_a[16..16]);
	ram_block1a[17].portadatain[] = ( data_a[17..17]);
	ram_block1a[18].portadatain[] = ( data_a[18..18]);
	ram_block1a[19].portadatain[] = ( data_a[19..19]);
	ram_block1a[20].portadatain[] = ( data_a[20..20]);
	ram_block1a[21].portadatain[] = ( data_a[21..21]);
	ram_block1a[22].portadatain[] = ( data_a[22..22]);
	ram_block1a[23].portadatain[] = ( data_a[23..23]);
	ram_block1a[24].portadatain[] = ( data_a[24..24]);
	ram_block1a[25].portadatain[] = ( data_a[25..25]);
	ram_block1a[26].portadatain[] = ( data_a[26..26]);
	ram_block1a[27].portadatain[] = ( data_a[0..0]);
	ram_block1a[28].portadatain[] = ( data_a[1..1]);
	ram_block1a[29].portadatain[] = ( data_a[2..2]);
	ram_block1a[30].portadatain[] = ( data_a[3..3]);
	ram_block1a[31].portadatain[] = ( data_a[4..4]);
	ram_block1a[32].portadatain[] = ( data_a[5..5]);
	ram_block1a[33].portadatain[] = ( data_a[6..6]);
	ram_block1a[34].portadatain[] = ( data_a[7..7]);
	ram_block1a[35].portadatain[] = ( data_a[8..8]);
	ram_block1a[36].portadatain[] = ( data_a[9..9]);
	ram_block1a[37].portadatain[] = ( data_a[10..10]);
	ram_block1a[38].portadatain[] = ( data_a[11..11]);
	ram_block1a[39].portadatain[] = ( data_a[12..12]);
	ram_block1a[40].portadatain[] = ( data_a[13..13]);
	ram_block1a[41].portadatain[] = ( data_a[14..14]);
	ram_block1a[42].portadatain[] = ( data_a[15..15]);
	ram_block1a[43].portadatain[] = ( data_a[16..16]);
	ram_block1a[44].portadatain[] = ( data_a[17..17]);
	ram_block1a[45].portadatain[] = ( data_a[18..18]);
	ram_block1a[46].portadatain[] = ( data_a[19..19]);
	ram_block1a[47].portadatain[] = ( data_a[20..20]);
	ram_block1a[48].portadatain[] = ( data_a[21..21]);
	ram_block1a[49].portadatain[] = ( data_a[22..22]);
	ram_block1a[50].portadatain[] = ( data_a[23..23]);
	ram_block1a[51].portadatain[] = ( data_a[24..24]);
	ram_block1a[52].portadatain[] = ( data_a[25..25]);
	ram_block1a[53].portadatain[] = ( data_a[26..26]);
	ram_block1a[0].portawe = decode2.eq[0..0];
	ram_block1a[1].portawe = decode2.eq[0..0];
	ram_block1a[2].portawe = decode2.eq[0..0];
	ram_block1a[3].portawe = decode2.eq[0..0];
	ram_block1a[4].portawe = decode2.eq[0..0];
	ram_block1a[5].portawe = decode2.eq[0..0];
	ram_block1a[6].portawe = decode2.eq[0..0];
	ram_block1a[7].portawe = decode2.eq[0..0];
	ram_block1a[8].portawe = decode2.eq[0..0];
	ram_block1a[9].portawe = decode2.eq[0..0];
	ram_block1a[10].portawe = decode2.eq[0..0];
	ram_block1a[11].portawe = decode2.eq[0..0];
	ram_block1a[12].portawe = decode2.eq[0..0];
	ram_block1a[13].portawe = decode2.eq[0..0];
	ram_block1a[14].portawe = decode2.eq[0..0];
	ram_block1a[15].portawe = decode2.eq[0..0];
	ram_block1a[16].portawe = decode2.eq[0..0];
	ram_block1a[17].portawe = decode2.eq[0..0];
	ram_block1a[18].portawe = decode2.eq[0..0];
	ram_block1a[19].portawe = decode2.eq[0..0];
	ram_block1a[20].portawe = decode2.eq[0..0];
	ram_block1a[21].portawe = decode2.eq[0..0];
	ram_block1a[22].portawe = decode2.eq[0..0];
	ram_block1a[23].portawe = decode2.eq[0..0];
	ram_block1a[24].portawe = decode2.eq[0..0];
	ram_block1a[25].portawe = decode2.eq[0..0];
	ram_block1a[26].portawe = decode2.eq[0..0];
	ram_block1a[27].portawe = decode2.eq[1..1];
	ram_block1a[28].portawe = decode2.eq[1..1];
	ram_block1a[29].portawe = decode2.eq[1..1];
	ram_block1a[30].portawe = decode2.eq[1..1];
	ram_block1a[31].portawe = decode2.eq[1..1];
	ram_block1a[32].portawe = decode2.eq[1..1];
	ram_block1a[33].portawe = decode2.eq[1..1];
	ram_block1a[34].portawe = decode2.eq[1..1];
	ram_block1a[35].portawe = decode2.eq[1..1];
	ram_block1a[36].portawe = decode2.eq[1..1];
	ram_block1a[37].portawe = decode2.eq[1..1];
	ram_block1a[38].portawe = decode2.eq[1..1];
	ram_block1a[39].portawe = decode2.eq[1..1];
	ram_block1a[40].portawe = decode2.eq[1..1];
	ram_block1a[41].portawe = decode2.eq[1..1];
	ram_block1a[42].portawe = decode2.eq[1..1];
	ram_block1a[43].portawe = decode2.eq[1..1];
	ram_block1a[44].portawe = decode2.eq[1..1];
	ram_block1a[45].portawe = decode2.eq[1..1];
	ram_block1a[46].portawe = decode2.eq[1..1];
	ram_block1a[47].portawe = decode2.eq[1..1];
	ram_block1a[48].portawe = decode2.eq[1..1];
	ram_block1a[49].portawe = decode2.eq[1..1];
	ram_block1a[50].portawe = decode2.eq[1..1];
	ram_block1a[51].portawe = decode2.eq[1..1];
	ram_block1a[52].portawe = decode2.eq[1..1];
	ram_block1a[53].portawe = decode2.eq[1..1];
	ram_block1a[0].portbaddr[] = ( address_b_wire[11..0]);
	ram_block1a[1].portbaddr[] =
12345

altsyncram_so82.tdf - 源码说明

本页面展示了「filter,很不错,大家可以看以下」中的 altsyncram_so82.tdf 源码文件，采用 TDF 编程语言编写，共 1,747 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与filter相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?