counter.twr
来自「该源码为xilinx ise教程的附带光盘源码」· TWR 代码 · 共 980 行 · 第 1/5 页
TWR
980 行
--------------------------------------------------------------------------------
Release 9.1i Trace
Copyright (c) 1995-2006 Xilinx, Inc. All rights reserved.
D:\Xilinx91i\bin\nt\trce.exe -v 10 D:/ise_book/Example-4-1/xplorer/counter.ncd
-o D:/ise_book/Example-4-1/xplorer/counter.twr
Design file: counter.ncd
Physical constraint file: counter.pcf
Device,package,speed: xc3s400,pq208,-4 (PRODUCTION 1.39 2006-10-19)
Report level: verbose report, limited to 10 items per constraint
Environment Variable Effect
-------------------- ------
NONE No environment variables were set
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
option. All paths that are not constrained will be reported in the
unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay
information. For accurate numbers, please refer to the post Place and Route
timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on
a 50 Ohm transmission line loading model. For the details of this model,
and for more information on accounting for different loading conditions,
please see the device datasheet.
================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
1444 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
Minimum period is 6.840ns.
--------------------------------------------------------------------------------
Slack: 3.160ns (requirement - (data path - clock path skew + uncertainty))
Source: cnt_1 (FF)
Destination: cnt_37 (FF)
Requirement: 10.000ns
Data Path Delay: 6.840ns (Levels of Logic = 19)
Clock Path Skew: 0.000ns
Source Clock: clk_BUFGP rising at 0.000ns
Destination Clock: clk_BUFGP rising at 10.000ns
Clock Uncertainty: 0.000ns
Maximum Data Path: cnt_1 to cnt_37
Location Delay type Delay(ns) Physical Resource
Logical Resource(s)
------------------------------------------------- -------------------
SLICEL.YQ Tcko 0.720 cnt<0>
cnt_1
SLICEL.G1 net (fanout=1) e 0.100 cnt<1>
SLICEL.COUT Topcyg 1.039 cnt<0>
Mcount_cnt_lut<1>
Mcount_cnt_cy<1>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<1>
SLICEL.COUT Tbyp 0.128 cnt<2>
Mcount_cnt_cy<2>
Mcount_cnt_cy<3>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<3>
SLICEL.COUT Tbyp 0.128 cnt<4>
Mcount_cnt_cy<4>
Mcount_cnt_cy<5>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<5>
SLICEL.COUT Tbyp 0.128 cnt<6>
Mcount_cnt_cy<6>
Mcount_cnt_cy<7>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<7>
SLICEL.COUT Tbyp 0.128 cnt<8>
Mcount_cnt_cy<8>
Mcount_cnt_cy<9>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<9>
SLICEL.COUT Tbyp 0.128 cnt<10>
Mcount_cnt_cy<10>
Mcount_cnt_cy<11>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<11>
SLICEL.COUT Tbyp 0.128 cnt<12>
Mcount_cnt_cy<12>
Mcount_cnt_cy<13>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<13>
SLICEL.COUT Tbyp 0.128 cnt<14>
Mcount_cnt_cy<14>
Mcount_cnt_cy<15>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<15>
SLICEL.COUT Tbyp 0.128 cnt<16>
Mcount_cnt_cy<16>
Mcount_cnt_cy<17>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<17>
SLICEL.COUT Tbyp 0.128 cnt<18>
Mcount_cnt_cy<18>
Mcount_cnt_cy<19>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<19>
SLICEL.COUT Tbyp 0.128 cnt<20>
Mcount_cnt_cy<20>
Mcount_cnt_cy<21>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<21>
SLICEL.COUT Tbyp 0.128 cnt<22>
Mcount_cnt_cy<22>
Mcount_cnt_cy<23>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<23>
SLICEL.COUT Tbyp 0.128 cnt<24>
Mcount_cnt_cy<24>
Mcount_cnt_cy<25>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<25>
SLICEL.COUT Tbyp 0.128 cnt<26>
Mcount_cnt_cy<26>
Mcount_cnt_cy<27>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<27>
SLICEL.COUT Tbyp 0.128 cnt<28>
Mcount_cnt_cy<28>
Mcount_cnt_cy<29>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<29>
SLICEL.COUT Tbyp 0.128 cnt<30>
Mcount_cnt_cy<30>
Mcount_cnt_cy<31>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<31>
SLICEL.COUT Tbyp 0.128 cnt<32>
Mcount_cnt_cy<32>
Mcount_cnt_cy<33>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<33>
SLICEL.COUT Tbyp 0.128 cnt<34>
Mcount_cnt_cy<34>
Mcount_cnt_cy<35>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<35>
SLICEL.CLK Tcinck 1.005 cnt<36>
Mcount_cnt_cy<36>
Mcount_cnt_xor<37>
cnt_37
------------------------------------------------- ---------------------------
Total 6.840ns (4.940ns logic, 1.900ns route)
(72.2% logic, 27.8% route)
--------------------------------------------------------------------------------
Slack: 3.172ns (requirement - (data path - clock path skew + uncertainty))
Source: cnt_0 (FF)
Destination: cnt_37 (FF)
Requirement: 10.000ns
Data Path Delay: 6.828ns (Levels of Logic = 19)
Clock Path Skew: 0.000ns
Source Clock: clk_BUFGP rising at 0.000ns
Destination Clock: clk_BUFGP rising at 10.000ns
Clock Uncertainty: 0.000ns
Maximum Data Path: cnt_0 to cnt_37
Location Delay type Delay(ns) Physical Resource
Logical Resource(s)
------------------------------------------------- -------------------
SLICEL.XQ Tcko 0.720 cnt<0>
cnt_0
SLICEL.F1 net (fanout=1) e 0.100 cnt<0>
SLICEL.COUT Topcyf 1.027 cnt<0>
Mcount_cnt_lut<0>
Mcount_cnt_cy<0>
Mcount_cnt_cy<1>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<1>
SLICEL.COUT Tbyp 0.128 cnt<2>
Mcount_cnt_cy<2>
Mcount_cnt_cy<3>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<3>
SLICEL.COUT Tbyp 0.128 cnt<4>
Mcount_cnt_cy<4>
Mcount_cnt_cy<5>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<5>
SLICEL.COUT Tbyp 0.128 cnt<6>
Mcount_cnt_cy<6>
Mcount_cnt_cy<7>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<7>
SLICEL.COUT Tbyp 0.128 cnt<8>
Mcount_cnt_cy<8>
Mcount_cnt_cy<9>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<9>
SLICEL.COUT Tbyp 0.128 cnt<10>
Mcount_cnt_cy<10>
Mcount_cnt_cy<11>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<11>
SLICEL.COUT Tbyp 0.128 cnt<12>
Mcount_cnt_cy<12>
Mcount_cnt_cy<13>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<13>
SLICEL.COUT Tbyp 0.128 cnt<14>
Mcount_cnt_cy<14>
Mcount_cnt_cy<15>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<15>
SLICEL.COUT Tbyp 0.128 cnt<16>
Mcount_cnt_cy<16>
Mcount_cnt_cy<17>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<17>
SLICEL.COUT Tbyp 0.128 cnt<18>
Mcount_cnt_cy<18>
Mcount_cnt_cy<19>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<19>
SLICEL.COUT Tbyp 0.128 cnt<20>
Mcount_cnt_cy<20>
Mcount_cnt_cy<21>
SLICEL.CIN net (fanout=1) e 0.100 Mcount_cnt_cy<21>
SLICEL.COUT Tbyp 0.128 cnt<22>
Mcount_cnt_cy<22>
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?