smallcore.fit.eqn

嵌入式系统实验教程(一)中对应的实验内容

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--NC1__locked is pll:inst1|altpll:altpll_component|_locked at PLL_2
NC1__locked = PLL.LOCKED(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(SYS_CLK2), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--NC1__clk0 is pll:inst1|altpll:altpll_component|_clk0 at PLL_2
NC1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(SYS_CLK2), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--NC1__extclk0 is pll:inst1|altpll:altpll_component|_extclk0 at PLL_2
NC1__extclk0 = PLL.EXTCLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(SYS_CLK2), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--Q1L591 is nios2e_1C6:inst|sdram:the_sdram|m_addr[5]~COMB_OUT at LC_X23_Y20_N4
--operation mode is normal

Q1L591 = Q1L682 & Q1L11 # !Q1L682 & (Q1L21);


--Q1L291 is nios2e_1C6:inst|sdram:the_sdram|m_addr[4]~COMB_OUT at LC_X23_Y20_N7
--operation mode is normal

Q1L291 = Q1L682 & Q1L31 # !Q1L682 & (Q1L41);


--AC1_td_shift[0] is nios2e_1C6:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0] at LC_X10_Y7_N4
--operation mode is normal

AC1_td_shift[0] = AMPP_FUNCTION(A1L5, AC1L06, SC2_Q[0], AC1L85, E1_node_clrn, !WC1_state[4], AC1L53);


--G1_W_alu_result[23] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[23] at LC_X23_Y15_N0
--operation mode is normal

G1_W_alu_result[23] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L061, G1_E_shift_rot_result[23], G1L221, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[21] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[21] at LC_X23_Y15_N7
--operation mode is normal

G1_W_alu_result[21] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L573, G1_E_shift_rot_result[21], G1L851, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[20] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[20] at LC_X23_Y15_N3
--operation mode is normal

G1_W_alu_result[20] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L751, G1_E_shift_rot_result[20], G1L373, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[19] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[19] at LC_X23_Y15_N9
--operation mode is normal

G1_W_alu_result[19] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L651, G1_E_shift_rot_result[19], G1L173, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[18] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[18] at LC_X23_Y13_N0
--operation mode is normal

G1_W_alu_result[18] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L963, G1_E_shift_rot_result[18], G1L551, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[17] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[17] at LC_X23_Y13_N7
--operation mode is normal

G1_W_alu_result[17] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L451, G1_E_shift_rot_result[17], G1L763, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[16] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[16] at LC_X23_Y13_N1
--operation mode is normal

G1_W_alu_result[16] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L351, G1_E_shift_rot_result[16], G1L563, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[15] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[15] at LC_X23_Y13_N9
--operation mode is normal

G1_W_alu_result[15] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L251, G1_E_shift_rot_result[15], G1L363, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[13] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[13] at LC_X25_Y14_N5
--operation mode is normal

G1_W_alu_result[13] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L051, G1_E_shift_rot_result[13], G1L953, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[12] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[12] at LC_X25_Y14_N8
--operation mode is normal

G1_W_alu_result[12] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L941, G1_E_shift_rot_result[12], G1L753, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[14] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[14] at LC_X25_Y14_N2
--operation mode is normal

G1_W_alu_result[14] = AMPP_FUNCTION(NC1__clk0, G1L163, G1L151, G1_E_shift_rot_result[14], G1_R_ctrl_dst_data_sel_logic_result, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[11] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[11] at LC_X25_Y14_N9
--operation mode is normal

G1_W_alu_result[11] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L841, G1_E_shift_rot_result[11], G1L021, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[10] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[10] at LC_X25_Y13_N8
--operation mode is normal

G1_W_alu_result[10] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L453, G1_E_shift_rot_result[10], G1L741, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[9] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[9] at LC_X25_Y14_N6
--operation mode is normal

G1_W_alu_result[9] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L641, G1_E_shift_rot_result[9], G1L253, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[3] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[3] at LC_X25_Y13_N0
--operation mode is normal

G1_W_alu_result[3] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L041, G1_E_shift_rot_result[3], G1L143, F1_data_out, G1L511, G1_R_ctrl_shift_rot);


--G1_W_alu_result[4] is nios2e_1C6:inst|cpu:the_cpu|W_alu_result[4] at LC_X25_Y13_N4
--operation mode is normal

G1_W_alu_result[4] = AMPP_FUNCTION(NC1__clk0, G1_R_ctrl_dst_data_sel_logic_result, G1L141, G1_E_shift_rot_result[4], G1L343, F1_data_out, G1L511, G1_R_ctrl_shift_rot);