⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 beep.map.qmsg

📁 买的开发板上自带的例程
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 19:23:29 2008 " "Info: Processing started: Fri Nov 21 19:23:29 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep -c beep " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beep.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file beep.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Info: Found entity 1: beep" {  } { { "beep.bdf" "" { Schematic "F:/alter/2sfenpin/liz/beep_2c5/beep.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_vhdl_support.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file altera_vhdl_support.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_vhdl_support_lib " "Info: Found design unit 1: altera_vhdl_support_lib" {  } { { "altera_vhdl_support.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/altera_vhdl_support.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_vhdl_support_lib-body " "Info: Found design unit 2: altera_vhdl_support_lib-body" {  } { { "altera_vhdl_support.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/altera_vhdl_support.vhd" 111 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep " "Info: Elaborating entity \"beep\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "beep " "Warning: Processing legacy GDF or BDF entity \"beep\" with Max+Plus II bus and instance naming rules" {  } { { "beep.bdf" "" { Schematic "F:/alter/2sfenpin/liz/beep_2c5/beep.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve beep_cup.vhd(68) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at beep_cup.vhd(68)" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 68 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve beep_cup.vhd(412) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at beep_cup.vhd(412)" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 412 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve beep_cup.vhd(492) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at beep_cup.vhd(492)" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve beep_cup.vhd(642) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at beep_cup.vhd(642)" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 642 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve beep_cup.vhd(1004) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at beep_cup.vhd(1004)" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1004 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve beep_cup.vhd(1192) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at beep_cup.vhd(1192)" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "beep_cup.vhd 16 8 " "Warning: Using design file beep_cup.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_arbitrator-europa " "Info: Found design unit 1: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_data_master_arbitrator-europa " "Info: Found design unit 2: cpu_0_data_master_arbitrator-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 416 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_instruction_master_arbitrator-europa " "Info: Found design unit 3: cpu_0_instruction_master_arbitrator-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 496 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 onchip_memory_0_s1_arbitrator-europa " "Info: Found design unit 4: onchip_memory_0_s1_arbitrator-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 646 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pio_beep_s1_arbitrator-europa " "Info: Found design unit 5: pio_beep_s1_arbitrator-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1008 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 timer_0_s1_arbitrator-europa " "Info: Found design unit 6: timer_0_s1_arbitrator-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1196 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 beep_cup_reset_clk_domain_synch_module-europa " "Info: Found design unit 7: beep_cup_reset_clk_domain_synch_module-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1369 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 beep_cup-europa " "Info: Found design unit 8: beep_cup-europa" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1425 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_arbitrator " "Info: Found entity 1: cpu_0_jtag_debug_module_arbitrator" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_data_master_arbitrator " "Info: Found entity 2: cpu_0_data_master_arbitrator" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 370 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_instruction_master_arbitrator " "Info: Found entity 3: cpu_0_instruction_master_arbitrator" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 466 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 onchip_memory_0_s1_arbitrator " "Info: Found entity 4: onchip_memory_0_s1_arbitrator" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 607 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 pio_beep_s1_arbitrator " "Info: Found entity 5: pio_beep_s1_arbitrator" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 980 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 timer_0_s1_arbitrator " "Info: Found entity 6: timer_0_s1_arbitrator" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 beep_cup_reset_clk_domain_synch_module " "Info: Found entity 7: beep_cup_reset_clk_domain_synch_module" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1356 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 beep_cup " "Info: Found entity 8: beep_cup" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1413 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_cup beep_cup:inst " "Info: Elaborating entity \"beep_cup\" for hierarchy \"beep_cup:inst\"" {  } { { "beep.bdf" "inst" { Schematic "F:/alter/2sfenpin/liz/beep_2c5/beep.bdf" { { 232 280 528 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator beep_cup:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Info: Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"beep_cup:inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "beep_cup.vhd" "the_cpu_0_jtag_debug_module" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1806 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_0_jtag_debug_module_beginbursttransfer_internal beep_cup.vhd(89) " "Warning (10036): Verilog HDL or VHDL warning at beep_cup.vhd(89): object \"cpu_0_jtag_debug_module_beginbursttransfer_internal\" assigned a value but never read" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_a_read_cycle beep_cup.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at beep_cup.vhd(104): object \"in_a_read_cycle\" assigned a value but never read" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_a_write_cycle beep_cup.vhd(105) " "Warning (10036): Verilog HDL or VHDL warning at beep_cup.vhd(105): object \"in_a_write_cycle\" assigned a value but never read" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wait_for_cpu_0_jtag_debug_module_counter beep_cup.vhd(115) " "Warning (10036): Verilog HDL or VHDL warning at beep_cup.vhd(115): object \"wait_for_cpu_0_jtag_debug_module_counter\" assigned a value but never read" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module beep_cup.vhd(48) " "Warning (10034): Output port \"cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module\" at beep_cup.vhd(48) has no driver" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module beep_cup.vhd(52) " "Warning (10034): Output port \"cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module\" at beep_cup.vhd(52) has no driver" {  } { { "beep_cup.vhd" "" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator beep_cup:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Info: Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"beep_cup:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "beep_cup.vhd" "the_cpu_0_data_master" { Text "F:/alter/2sfenpin/liz/beep_2c5/beep_cup.vhd" 1844 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -