📄 display.rpt
字号:
-- Node name is ':3736'
-- Equation name is '_LC2_A30', type is buried
_LC2_A30 = LCELL( _EQ060);
_EQ060 = !_LC5_A11 & _LC8_A25
# !_LC5_A11 & _LC5_A30
# _LC5_A11 & _LC8_A30;
-- Node name is ':3739'
-- Equation name is '_LC7_A19', type is buried
_LC7_A19 = LCELL( _EQ061);
_EQ061 = _LC2_A30 & !_LC6_A11
# !hourhdis0 & !hourhdis1 & _LC6_A11;
-- Node name is '~3757~1'
-- Equation name is '~3757~1', location is LC7_A35, type is buried.
-- synthesized logic cell
_LC7_A35 = LCELL( _EQ062);
_EQ062 = !secldis0 & !secldis1 & !secldis2 & secldis3
# !secldis0 & secldis1 & secldis2 & !secldis3;
-- Node name is '~3757~2'
-- Equation name is '~3757~2', location is LC6_A35, type is buried.
-- synthesized logic cell
_LC6_A35 = LCELL( _EQ063);
_EQ063 = !_LC4_A35 & _LC7_A35
# _LC2_A35 & !_LC4_A35
# _LC1_A35;
-- Node name is '~3757~3'
-- Equation name is '~3757~3', location is LC8_A22, type is buried.
-- synthesized logic cell
_LC8_A22 = LCELL( _EQ064);
_EQ064 = !sechdis0 & sechdis1;
-- Node name is '~3757~4'
-- Equation name is '~3757~4', location is LC2_A22, type is buried.
-- synthesized logic cell
_LC2_A22 = LCELL( _EQ065);
_EQ065 = !_LC1_A11 & _LC6_A35
# _LC1_A11 & _LC8_A22
# _LC1_A11 & _LC1_A26;
-- Node name is '~3757~5'
-- Equation name is '~3757~5', location is LC5_A32, type is buried.
-- synthesized logic cell
_LC5_A32 = LCELL( _EQ066);
_EQ066 = !minldis0 & !minldis1 & !minldis2 & minldis3
# !minldis0 & minldis1 & minldis2 & !minldis3;
-- Node name is '~3757~6'
-- Equation name is '~3757~6', location is LC1_A36, type is buried.
-- synthesized logic cell
_LC1_A36 = LCELL( _EQ067);
_EQ067 = !_LC1_A32 & _LC5_A32
# !_LC1_A32 & _LC2_A32
# _LC3_A32;
-- Node name is '~3757~7'
-- Equation name is '~3757~7', location is LC3_A36, type is buried.
-- synthesized logic cell
_LC3_A36 = LCELL( _EQ068);
_EQ068 = _LC2_A22 & !_LC3_A2 & !_LC5_A2
# _LC1_A36 & _LC3_A2 & !_LC5_A2;
-- Node name is '~3757~8'
-- Equation name is '~3757~8', location is LC4_A36, type is buried.
-- synthesized logic cell
_LC4_A36 = LCELL( _EQ069);
_EQ069 = _LC5_A2 & !minhdis0 & !minhdis2
# _LC5_A2 & !minhdis0 & minhdis1;
-- Node name is '~3757~9'
-- Equation name is '~3757~9', location is LC7_A30, type is buried.
-- synthesized logic cell
_LC7_A30 = LCELL( _EQ070);
_EQ070 = !hourldis0 & !hourldis1 & !hourldis2 & hourldis3
# !hourldis0 & hourldis1 & hourldis2 & !hourldis3;
-- Node name is '~3757~10'
-- Equation name is '~3757~10', location is LC5_A36, type is buried.
-- synthesized logic cell
_LC5_A36 = LCELL( _EQ071);
_EQ071 = !_LC5_A24 & _LC7_A30
# _LC1_A24 & !_LC5_A24
# _LC4_A30;
-- Node name is '~3757~11'
-- Equation name is '~3757~11', location is LC6_A36, type is buried.
-- synthesized logic cell
_LC6_A36 = LCELL( _EQ072);
_EQ072 = _LC3_A36 & !_LC5_A11
# _LC4_A36 & !_LC5_A11
# _LC5_A11 & _LC5_A36;
-- Node name is ':3757'
-- Equation name is '_LC2_A36', type is buried
_LC2_A36 = LCELL( _EQ073);
_EQ073 = !_LC6_A11 & _LC6_A36
# !hourhdis0 & _LC6_A11;
-- Node name is ':3763'
-- Equation name is '_LC7_A22', type is buried
_LC7_A22 = LCELL( _EQ074);
_EQ074 = !_LC1_A11 & _LC6_A22
# !_LC1_A11 & _LC1_A35
# _LC1_A11 & _LC3_A26;
-- Node name is ':3770'
-- Equation name is '_LC1_A30', type is buried
_LC1_A30 = LCELL( _EQ075);
_EQ075 = _LC5_A2 & !minhdis0 & minhdis1
# _LC5_A2 & minhdis1 & !minhdis2
# _LC5_A2 & !minhdis0 & !minhdis2
# _LC5_A2 & minhdis0 & !minhdis1 & minhdis2;
-- Node name is ':3771'
-- Equation name is '_LC1_A22', type is buried
_LC1_A22 = LCELL( _EQ076);
_EQ076 = _LC3_A2 & !_LC5_A2 & _LC5_A22
# !_LC3_A2 & !_LC5_A2 & _LC7_A22;
-- Node name is ':3772'
-- Equation name is '_LC8_A19', type is buried
_LC8_A19 = LCELL( _EQ077);
_EQ077 = _LC1_A22 & !_LC5_A11
# _LC1_A30 & !_LC5_A11
# _LC3_A24 & _LC5_A11;
-- Node name is ':3775'
-- Equation name is '_LC2_A19', type is buried
_LC2_A19 = LCELL( _EQ078);
_EQ078 = !_LC6_A11 & _LC8_A19
# !hourhdis0 & _LC6_A11
# hourhdis1 & _LC6_A11;
-- Node name is ':3781'
-- Equation name is '_LC3_A19', type is buried
_LC3_A19 = LCELL( _EQ079);
_EQ079 = !_LC1_A11 & !_LC2_A35
# _LC1_A11 & !_LC1_A19;
-- Node name is ':3788'
-- Equation name is '_LC6_A30', type is buried
_LC6_A30 = LCELL( _EQ080);
_EQ080 = _LC5_A2 & !minhdis1
# _LC5_A2 & minhdis0
# _LC5_A2 & minhdis2;
-- Node name is ':3789'
-- Equation name is '_LC4_A19', type is buried
_LC4_A19 = LCELL( _EQ081);
_EQ081 = !_LC2_A32 & _LC3_A2 & !_LC5_A2
# !_LC3_A2 & _LC3_A19 & !_LC5_A2;
-- Node name is ':3790'
-- Equation name is '_LC6_A19', type is buried
_LC6_A19 = LCELL( _EQ082);
_EQ082 = _LC4_A19 & !_LC5_A11
# !_LC5_A11 & _LC6_A30
# !_LC1_A24 & _LC5_A11;
-- Node name is ':3793'
-- Equation name is '_LC5_A19', type is buried
_LC5_A19 = LCELL( _EQ083);
_EQ083 = !_LC6_A11 & _LC6_A19
# !hourhdis1 & _LC6_A11
# hourhdis0 & _LC6_A11;
-- Node name is ':3799'
-- Equation name is '_LC2_A26', type is buried
_LC2_A26 = LCELL( _EQ084);
_EQ084 = !_LC1_A11 & _LC2_A27
# _LC1_A11 & _LC5_A26
# _LC1_A11 & _LC1_A26;
-- Node name is ':3806'
-- Equation name is '_LC4_A2', type is buried
_LC4_A2 = LCELL( _EQ085);
_EQ085 = _LC5_A2 & !minhdis2
# _LC5_A2 & minhdis0 & minhdis1
# _LC5_A2 & !minhdis0 & !minhdis1;
-- Node name is ':3807'
-- Equation name is '_LC2_A2', type is buried
_LC2_A2 = LCELL( _EQ086);
_EQ086 = _LC3_A2 & _LC4_A32 & !_LC5_A2
# _LC2_A26 & !_LC3_A2 & !_LC5_A2;
-- Node name is ':3808'
-- Equation name is '_LC8_A2', type is buried
_LC8_A2 = LCELL( _EQ087);
_EQ087 = _LC2_A2 & !_LC5_A11
# _LC4_A2 & !_LC5_A11
# _LC4_A24 & _LC5_A11;
-- Node name is ':3811'
-- Equation name is '_LC7_A2', type is buried
_LC7_A2 = LCELL( _EQ088);
_EQ088 = _LC8_A2
# _LC6_A11;
-- Node name is ':3817'
-- Equation name is '_LC2_A23', type is buried
_LC2_A23 = LCELL( _EQ089);
_EQ089 = !_LC1_A11 & _LC1_A35
# !_LC1_A11 & _LC8_A35
# _LC1_A11 & _LC1_A23;
-- Node name is ':3820'
-- Equation name is '_LC3_A23', type is buried
_LC3_A23 = LCELL( _EQ090);
_EQ090 = _LC3_A2 & _LC3_A32
# _LC3_A2 & _LC6_A32
# _LC2_A23 & !_LC3_A2;
-- Node name is ':3823'
-- Equation name is '_LC7_A23', type is buried
_LC7_A23 = LCELL( _EQ091);
_EQ091 = _LC3_A23 & !_LC5_A2
# _LC4_A23 & _LC5_A2
# _LC5_A2 & _LC5_A23;
-- Node name is ':3826'
-- Equation name is '_LC8_A23', type is buried
_LC8_A23 = LCELL( _EQ092);
_EQ092 = !_LC5_A11 & _LC7_A23
# _LC4_A30 & _LC5_A11
# _LC2_A24 & _LC5_A11;
-- Node name is ':3829'
-- Equation name is '_LC6_A23', type is buried
_LC6_A23 = LCELL( _EQ093);
_EQ093 = !_LC6_A11 & _LC8_A23
# !hourhdis0 & _LC6_A11
# hourhdis1 & _LC6_A11;
-- Node name is ':3883'
-- Equation name is '_LC7_A11', type is buried
_LC7_A11 = LCELL( _EQ094);
_EQ094 = _LC6_A11
# _LC5_A2 & !_LC5_A11
# _LC1_A11 & !_LC5_A11;
Project Informatione:\pc-2lab2\maxplusii\max2work\vhdlwork\autoring\display.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'ACEX1K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:02
Partitioner 00:00:01
Fitter 00:00:04
Timing SNF Extractor 00:00:01
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:09
Memory Allocated
-----------------
Peak memory allocated during compilation = 26,445K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -