📄 reg_mx21.h
字号:
#define rlMX21_PTB_OCR1 *(volatile unsigned long*)(DMX21_REG_OCR1_BASE+0x100)
#define rlMX21_PTC_OCR1 *(volatile unsigned long*)(DMX21_REG_OCR1_BASE+0x200)
#define rlMX21_PTD_OCR1 *(volatile unsigned long*)(DMX21_REG_OCR1_BASE+0x300)
#define rlMX21_PTE_OCR1 *(volatile unsigned long*)(DMX21_REG_OCR1_BASE+0x400)
#define rlMX21_PTF_OCR1 *(volatile unsigned long*)(DMX21_REG_OCR1_BASE+0x500)
#define rlMX21_PTA_OCR2 *(volatile unsigned long*)(DMX21_REG_OCR2_BASE+0x000)
#define rlMX21_PTB_OCR2 *(volatile unsigned long*)(DMX21_REG_OCR2_BASE+0x100)
#define rlMX21_PTC_OCR2 *(volatile unsigned long*)(DMX21_REG_OCR2_BASE+0x200)
#define rlMX21_PTD_OCR2 *(volatile unsigned long*)(DMX21_REG_OCR2_BASE+0x300)
#define rlMX21_PTE_OCR2 *(volatile unsigned long*)(DMX21_REG_OCR2_BASE+0x400)
#define rlMX21_PTF_OCR2 *(volatile unsigned long*)(DMX21_REG_OCR2_BASE+0x500)
#define rlMX21_PTA_ICONFA1 *(volatile unsigned long*)(DMX21_REG_ICONFA1_BASE+0x000)
#define rlMX21_PTB_ICONFA1 *(volatile unsigned long*)(DMX21_REG_ICONFA1_BASE+0x100)
#define rlMX21_PTC_ICONFA1 *(volatile unsigned long*)(DMX21_REG_ICONFA1_BASE+0x200)
#define rlMX21_PTD_ICONFA1 *(volatile unsigned long*)(DMX21_REG_ICONFA1_BASE+0x300)
#define rlMX21_PTE_ICONFA1 *(volatile unsigned long*)(DMX21_REG_ICONFA1_BASE+0x400)
#define rlMX21_PTF_ICONFA1 *(volatile unsigned long*)(DMX21_REG_ICONFA1_BASE+0x500)
#define rlMX21_PTA_ICONFA2 *(volatile unsigned long*)(DMX21_REG_ICONFA2_BASE+0x000)
#define rlMX21_PTB_ICONFA2 *(volatile unsigned long*)(DMX21_REG_ICONFA2_BASE+0x100)
#define rlMX21_PTC_ICONFA2 *(volatile unsigned long*)(DMX21_REG_ICONFA2_BASE+0x200)
#define rlMX21_PTD_ICONFA2 *(volatile unsigned long*)(DMX21_REG_ICONFA2_BASE+0x300)
#define rlMX21_PTE_ICONFA2 *(volatile unsigned long*)(DMX21_REG_ICONFA2_BASE+0x400)
#define rlMX21_PTF_ICONFA2 *(volatile unsigned long*)(DMX21_REG_ICONFA2_BASE+0x500)
#define rlMX21_PTA_ICONFB1 *(volatile unsigned long*)(DMX21_REG_ICONFB1_BASE+0x000)
#define rlMX21_PTB_ICONFB1 *(volatile unsigned long*)(DMX21_REG_ICONFB1_BASE+0x100)
#define rlMX21_PTC_ICONFB1 *(volatile unsigned long*)(DMX21_REG_ICONFB1_BASE+0x200)
#define rlMX21_PTD_ICONFB1 *(volatile unsigned long*)(DMX21_REG_ICONFB1_BASE+0x300)
#define rlMX21_PTE_ICONFB1 *(volatile unsigned long*)(DMX21_REG_ICONFB1_BASE+0x400)
#define rlMX21_PTF_ICONFB1 *(volatile unsigned long*)(DMX21_REG_ICONFB1_BASE+0x500)
#define rlMX21_PTA_ICONFB2 *(volatile unsigned long*)(DMX21_REG_ICONFB2_BASE+0x000)
#define rlMX21_PTB_ICONFB2 *(volatile unsigned long*)(DMX21_REG_ICONFB2_BASE+0x100)
#define rlMX21_PTC_ICONFB2 *(volatile unsigned long*)(DMX21_REG_ICONFB2_BASE+0x200)
#define rlMX21_PTD_ICONFB2 *(volatile unsigned long*)(DMX21_REG_ICONFB2_BASE+0x300)
#define rlMX21_PTE_ICONFB2 *(volatile unsigned long*)(DMX21_REG_ICONFB2_BASE+0x400)
#define rlMX21_PTF_ICONFB2 *(volatile unsigned long*)(DMX21_REG_ICONFB2_BASE+0x500)
#define rlMX21_PTA_DR *(volatile unsigned long*)(DMX21_REG_DR_BASE+0x000)
#define rlMX21_PTB_DR *(volatile unsigned long*)(DMX21_REG_DR_BASE+0x100)
#define rlMX21_PTC_DR *(volatile unsigned long*)(DMX21_REG_DR_BASE+0x200)
#define rlMX21_PTD_DR *(volatile unsigned long*)(DMX21_REG_DR_BASE+0x300)
#define rlMX21_PTE_DR *(volatile unsigned long*)(DMX21_REG_DR_BASE+0x400)
#define rlMX21_PTF_DR *(volatile unsigned long*)(DMX21_REG_DR_BASE+0x500)
#define rlMX21_PTA_GUIS *(volatile unsigned long*)(DMX21_REG_GUIS_BASE+0x000)
#define rlMX21_PTB_GUIS *(volatile unsigned long*)(DMX21_REG_GUIS_BASE+0x100)
#define rlMX21_PTC_GUIS *(volatile unsigned long*)(DMX21_REG_GUIS_BASE+0x200)
#define rlMX21_PTD_GUIS *(volatile unsigned long*)(DMX21_REG_GUIS_BASE+0x300)
#define rlMX21_PTE_GUIS *(volatile unsigned long*)(DMX21_REG_GUIS_BASE+0x400)
#define rlMX21_PTF_GUIS *(volatile unsigned long*)(DMX21_REG_GUIS_BASE+0x500)
#define rlMX21_PTA_SSR *(volatile unsigned long*)(DMX21_REG_SSR_BASE+0x000)
#define rlMX21_PTB_SSR *(volatile unsigned long*)(DMX21_REG_SSR_BASE+0x100)
#define rlMX21_PTC_SSR *(volatile unsigned long*)(DMX21_REG_SSR_BASE+0x200)
#define rlMX21_PTD_SSR *(volatile unsigned long*)(DMX21_REG_SSR_BASE+0x300)
#define rlMX21_PTE_SSR *(volatile unsigned long*)(DMX21_REG_SSR_BASE+0x400)
#define rlMX21_PTF_SSR *(volatile unsigned long*)(DMX21_REG_SSR_BASE+0x500)
#define rlMX21_PTA_ICR1 *(volatile unsigned long*)(DMX21_REG_ICR1_BASE+0x000)
#define rlMX21_PTB_ICR1 *(volatile unsigned long*)(DMX21_REG_ICR1_BASE+0x100)
#define rlMX21_PTC_ICR1 *(volatile unsigned long*)(DMX21_REG_ICR1_BASE+0x200)
#define rlMX21_PTD_ICR1 *(volatile unsigned long*)(DMX21_REG_ICR1_BASE+0x300)
#define rlMX21_PTE_ICR1 *(volatile unsigned long*)(DMX21_REG_ICR1_BASE+0x400)
#define rlMX21_PTF_ICR1 *(volatile unsigned long*)(DMX21_REG_ICR1_BASE+0x500)
#define rlMX21_PTA_ICR2 *(volatile unsigned long*)(DMX21_REG_ICR2_BASE+0x000)
#define rlMX21_PTB_ICR2 *(volatile unsigned long*)(DMX21_REG_ICR2_BASE+0x100)
#define rlMX21_PTC_ICR2 *(volatile unsigned long*)(DMX21_REG_ICR2_BASE+0x200)
#define rlMX21_PTD_ICR2 *(volatile unsigned long*)(DMX21_REG_ICR2_BASE+0x300)
#define rlMX21_PTE_ICR2 *(volatile unsigned long*)(DMX21_REG_ICR2_BASE+0x400)
#define rlMX21_PTF_ICR2 *(volatile unsigned long*)(DMX21_REG_ICR2_BASE+0x500)
#define rlMX21_PTA_IMR *(volatile unsigned long*)(DMX21_REG_IMR_BASE+0x000)
#define rlMX21_PTB_IMR *(volatile unsigned long*)(DMX21_REG_IMR_BASE+0x100)
#define rlMX21_PTC_IMR *(volatile unsigned long*)(DMX21_REG_IMR_BASE+0x200)
#define rlMX21_PTD_IMR *(volatile unsigned long*)(DMX21_REG_IMR_BASE+0x300)
#define rlMX21_PTE_IMR *(volatile unsigned long*)(DMX21_REG_IMR_BASE+0x400)
#define rlMX21_PTF_IMR *(volatile unsigned long*)(DMX21_REG_IMR_BASE+0x500)
#define rlMX21_PTA_ISR *(volatile unsigned long*)(DMX21_REG_ISR_BASE+0x000)
#define rlMX21_PTB_ISR *(volatile unsigned long*)(DMX21_REG_ISR_BASE+0x100)
#define rlMX21_PTC_ISR *(volatile unsigned long*)(DMX21_REG_ISR_BASE+0x200)
#define rlMX21_PTD_ISR *(volatile unsigned long*)(DMX21_REG_ISR_BASE+0x300)
#define rlMX21_PTE_ISR *(volatile unsigned long*)(DMX21_REG_ISR_BASE+0x400)
#define rlMX21_PTF_ISR *(volatile unsigned long*)(DMX21_REG_ISR_BASE+0x500)
#define rlMX21_PTA_GPR *(volatile unsigned long*)(DMX21_REG_GPR_BASE+0x000)
#define rlMX21_PTB_GPR *(volatile unsigned long*)(DMX21_REG_GPR_BASE+0x100)
#define rlMX21_PTC_GPR *(volatile unsigned long*)(DMX21_REG_GPR_BASE+0x200)
#define rlMX21_PTD_GPR *(volatile unsigned long*)(DMX21_REG_GPR_BASE+0x300)
#define rlMX21_PTE_GPR *(volatile unsigned long*)(DMX21_REG_GPR_BASE+0x400)
#define rlMX21_PTF_GPR *(volatile unsigned long*)(DMX21_REG_GPR_BASE+0x500)
#define rlMX21_PTA_SWR *(volatile unsigned long*)(DMX21_REG_SWR_BASE+0x000)
#define rlMX21_PTB_SWR *(volatile unsigned long*)(DMX21_REG_SWR_BASE+0x100)
#define rlMX21_PTC_SWR *(volatile unsigned long*)(DMX21_REG_SWR_BASE+0x200)
#define rlMX21_PTD_SWR *(volatile unsigned long*)(DMX21_REG_SWR_BASE+0x300)
#define rlMX21_PTE_SWR *(volatile unsigned long*)(DMX21_REG_SWR_BASE+0x400)
#define rlMX21_PTF_SWR *(volatile unsigned long*)(DMX21_REG_SWR_BASE+0x500)
#define rlMX21_PTA_PUEN *(volatile unsigned long*)(DMX21_REG_PUEN_BASE+0x000)
#define rlMX21_PTB_PUEN *(volatile unsigned long*)(DMX21_REG_PUEN_BASE+0x100)
#define rlMX21_PTC_PUEN *(volatile unsigned long*)(DMX21_REG_PUEN_BASE+0x200)
#define rlMX21_PTD_PUEN *(volatile unsigned long*)(DMX21_REG_PUEN_BASE+0x300)
#define rlMX21_PTE_PUEN *(volatile unsigned long*)(DMX21_REG_PUEN_BASE+0x400)
#define rlMX21_PTF_PUEN *(volatile unsigned long*)(DMX21_REG_PUEN_BASE+0x500)
#define rlMX21_PMASK *(volatile unsigned long*)(DMX21_REG_PMASK_BASE+0x000)
/*
* SDRAM Controller
*/
#define DMX21_REG_SDRAMC_BASE 0xDF000000
#define rlMX21_SDCTL0 *(volatile unsigned long*)(DMX21_REG_SDRAMC_BASE+0x00)
#define rlMX21_SDCTL1 *(volatile unsigned long*)(DMX21_REG_SDRAMC_BASE+0x04)
#define rlMX21_SDRST *(volatile unsigned long*)(DMX21_REG_SDRAMC_BASE+0x18)
#define rlMX21_MISCELLANEOUS *(volatile unsigned long*)(DMX21_REG_SDRAMC_BASE+0x14)
/*
* DMA Controller
*/
#define DMX21_REG_DMAC_BASE 0x10001000
#define rlMX21_DCR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x000)
#define rlMX21_DISR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x004)
#define rlMX21_DIMR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x008)
#define rlMX21_DBTOSR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x00C)
#define rlMX21_DRTOSR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x010)
#define rlMX21_DSESR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x014)
#define rlMX21_DBOSR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x018)
#define rlMX21_DBTOCR *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x01C)
#define rlMX21_WSRA *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x040)
#define rlMX21_XSRA *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x044)
#define rlMX21_YSRA *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x048)
#define rlMX21_WSRB *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x04C)
#define rlMX21_XSRB *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x050)
#define rlMX21_YSRB *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x054)
#define rlMX21_SAR0 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x080)
#define rlMX21_SAR1 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x0C0)
#define rlMX21_SAR2 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x100)
#define rlMX21_SAR3 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x140)
#define rlMX21_SAR4 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x180)
#define rlMX21_SAR5 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x1C0)
#define rlMX21_SAR6 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x200)
#define rlMX21_SAR7 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x240)
#define rlMX21_SAR8 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x280)
#define rlMX21_SAR9 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x2C0)
#define rlMX21_SAR10 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x300)
#define rlMX21_SAR11 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x340)
#define rlMX21_SAR12 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x380)
#define rlMX21_SAR13 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x3C0)
#define rlMX21_SAR14 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x400)
#define rlMX21_SAR15 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x440)
#define rlMX21_DAR0 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x084)
#define rlMX21_DAR1 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x0C4)
#define rlMX21_DAR2 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x104)
#define rlMX21_DAR3 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x144)
#define rlMX21_DAR4 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x184)
#define rlMX21_DAR5 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x1C4)
#define rlMX21_DAR6 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x204)
#define rlMX21_DAR7 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x244)
#define rlMX21_DAR8 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x284)
#define rlMX21_DAR9 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x2C4)
#define rlMX21_DAR10 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x304)
#define rlMX21_DAR11 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x344)
#define rlMX21_DAR12 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x384)
#define rlMX21_DAR13 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x3C4)
#define rlMX21_DAR14 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x404)
#define rlMX21_DAR15 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x444)
#define rlMX21_CNTR0 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x088)
#define rlMX21_CNTR1 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x0C8)
#define rlMX21_CNTR2 *(volatile unsigned long*)(DMX21_REG_DMAC_BASE+0x108)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -