📄 interpolater.v
字号:
module INTERPOLATER (In, Out, clk, load, reset);input [15:0] In;output [15:0] Out;input clk, load, reset;parameter N = 5;reg [15:0] buffer, outtmp;reg [7:0] count;always @ (posedge clk)begin if(reset) begin buffer <= 0; count <= 0; end else begin count <= count + 1; if(load) buffer <= In; if (count==N-1) begin outtmp <= buffer; count <= 0; end else outtmp <= 0; endendassign Out = outtmp;endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -