📄 cic.vo
字号:
wire \Add2~300 ;
wire \Add2~300COUT1 ;
wire \Add2~301 ;
wire \itplpre3[14]~61 ;
wire \itplpre3[14]~61COUT1 ;
wire \itplpre3[15]~62 ;
wire \Add4~307 ;
wire \Add4~307COUT1 ;
wire \Add4~308 ;
wire \interpolater1|buffer[14]~187 ;
wire \interpolater1|buffer[14]~187COUT1 ;
wire \delay6|register[14]~158 ;
wire \delay6|register[14]~158COUT1 ;
wire \delay7|register[14]~158 ;
wire \delay7|register[14]~158COUT1 ;
wire \delay8|register[14]~158 ;
wire \delay8|register[14]~158COUT1 ;
wire \delay9|register[14]~160 ;
wire \delay9|register[14]~160COUT1 ;
wire \delay10|register[14]~158 ;
wire \delay10|register[14]~158COUT1 ;
wire [15:0] \delay9|register ;
wire [15:0] \delay8|outbuf ;
wire [15:0] \delay8|register ;
wire [15:0] \delay7|outbuf ;
wire [15:0] \delay7|register ;
wire [15:0] \delay6|outbuf ;
wire [15:0] \delay6|register ;
wire [15:0] \delay5|outbuf ;
wire [15:0] \delay5|register ;
wire [15:0] \delay4|outbuf ;
wire [15:0] \delay4|register ;
wire [15:0] \delay3|outbuf ;
wire [15:0] \delay3|register ;
wire [15:0] \delay2|outbuf ;
wire [15:0] \delay2|register ;
wire [15:0] \interpolater1|buffer ;
wire [7:0] \interpolater1|count ;
wire [15:0] \interpolater1|outtmp ;
wire [15:0] \delay1|outbuf ;
wire [15:0] \delay1|register ;
wire [15:0] \In~combout ;
wire [31:0] count1;
wire [15:0] \delay10|outbuf ;
wire [15:0] \delay10|register ;
wire [15:0] \delay9|outbuf ;
// atom is at PIN_M20
stratix_io \clk~I (
.datain(gnd),
.ddiodatain(gnd),
.oe(gnd),
.outclk(gnd),
.outclkena(vcc),
.inclk(gnd),
.inclkena(vcc),
.areset(gnd),
.sreset(gnd),
.delayctrlin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.devoe(devoe),
.combout(\clk~combout ),
.regout(),
.ddioregout(),
.padio(clk),
.dqsundelayedout());
// synopsys translate_off
defparam \clk~I .ddio_mode = "none";
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on
// atom is at PIN_E9
stratix_io \reset~I (
.datain(gnd),
.ddiodatain(gnd),
.oe(gnd),
.outclk(gnd),
.outclkena(vcc),
.inclk(gnd),
.inclkena(vcc),
.areset(gnd),
.sreset(gnd),
.delayctrlin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.devoe(devoe),
.combout(\reset~combout ),
.regout(),
.ddioregout(),
.padio(reset),
.dqsundelayedout());
// synopsys translate_off
defparam \reset~I .ddio_mode = "none";
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on
// atom is at PIN_F10
stratix_io \In[0]~I (
.datain(gnd),
.ddiodatain(gnd),
.oe(gnd),
.outclk(gnd),
.outclkena(vcc),
.inclk(gnd),
.inclkena(vcc),
.areset(gnd),
.sreset(gnd),
.delayctrlin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.devoe(devoe),
.combout(\In~combout [0]),
.regout(),
.ddioregout(),
.padio(In[0]),
.dqsundelayedout());
// synopsys translate_off
defparam \In[0]~I .ddio_mode = "none";
defparam \In[0]~I .input_async_reset = "none";
defparam \In[0]~I .input_power_up = "low";
defparam \In[0]~I .input_register_mode = "none";
defparam \In[0]~I .input_sync_reset = "none";
defparam \In[0]~I .oe_async_reset = "none";
defparam \In[0]~I .oe_power_up = "low";
defparam \In[0]~I .oe_register_mode = "none";
defparam \In[0]~I .oe_sync_reset = "none";
defparam \In[0]~I .operation_mode = "input";
defparam \In[0]~I .output_async_reset = "none";
defparam \In[0]~I .output_power_up = "low";
defparam \In[0]~I .output_register_mode = "none";
defparam \In[0]~I .output_sync_reset = "none";
// synopsys translate_on
// atom is at LC_X19_Y20_N4
stratix_lcell \count1[0]~I (
// Equation(s):
// count1[0] = DFFEAS(!count1[0], GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[0]~526 = CARRY(count1[0])
.clk(\clk~combout ),
.dataa(count1[0]),
.datab(vcc),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
.ena(vcc),
.cin(gnd),
.cin0(gnd),
.cin1(vcc),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(),
.regout(count1[0]),
.cout(\count1[0]~526 ),
.cout0(),
.cout1());
// synopsys translate_off
defparam \count1[0]~I .lut_mask = "55aa";
defparam \count1[0]~I .operation_mode = "arithmetic";
defparam \count1[0]~I .output_mode = "reg_only";
defparam \count1[0]~I .register_cascade_mode = "off";
defparam \count1[0]~I .sum_lutc_input = "datac";
defparam \count1[0]~I .synch_mode = "on";
// synopsys translate_on
// atom is at LC_X19_Y20_N5
stratix_lcell \count1[1]~I (
// Equation(s):
// count1[1] = DFFEAS(count1[1] $ \count1[0]~526 , GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[1]~527 = CARRY(!\count1[0]~526 # !count1[1])
// \count1[1]~527COUT1 = CARRY(!\count1[0]~526 # !count1[1])
.clk(\clk~combout ),
.dataa(vcc),
.datab(count1[1]),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
.ena(vcc),
.cin(\count1[0]~526 ),
.cin0(gnd),
.cin1(vcc),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(),
.regout(count1[1]),
.cout(),
.cout0(\count1[1]~527 ),
.cout1(\count1[1]~527COUT1 ));
// synopsys translate_off
defparam \count1[1]~I .cin_used = "true";
defparam \count1[1]~I .lut_mask = "3c3f";
defparam \count1[1]~I .operation_mode = "arithmetic";
defparam \count1[1]~I .output_mode = "reg_only";
defparam \count1[1]~I .register_cascade_mode = "off";
defparam \count1[1]~I .sum_lutc_input = "cin";
defparam \count1[1]~I .synch_mode = "on";
// synopsys translate_on
// atom is at LC_X19_Y20_N6
stratix_lcell \count1[2]~I (
// Equation(s):
// count1[2] = DFFEAS(count1[2] $ !(!\count1[0]~526 & \count1[1]~527 ) # (\count1[0]~526 & \count1[1]~527COUT1 ), GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[2]~529 = CARRY(count1[2] & !\count1[1]~527 )
// \count1[2]~529COUT1 = CARRY(count1[2] & !\count1[1]~527COUT1 )
.clk(\clk~combout ),
.dataa(vcc),
.datab(count1[2]),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
.ena(vcc),
.cin(\count1[0]~526 ),
.cin0(\count1[1]~527 ),
.cin1(\count1[1]~527COUT1 ),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(),
.regout(count1[2]),
.cout(),
.cout0(\count1[2]~529 ),
.cout1(\count1[2]~529COUT1 ));
// synopsys translate_off
defparam \count1[2]~I .cin0_used = "true";
defparam \count1[2]~I .cin1_used = "true";
defparam \count1[2]~I .cin_used = "true";
defparam \count1[2]~I .lut_mask = "c30c";
defparam \count1[2]~I .operation_mode = "arithmetic";
defparam \count1[2]~I .output_mode = "reg_only";
defparam \count1[2]~I .register_cascade_mode = "off";
defparam \count1[2]~I .sum_lutc_input = "cin";
defparam \count1[2]~I .synch_mode = "on";
// synopsys translate_on
// atom is at LC_X19_Y20_N7
stratix_lcell \count1[3]~I (
// Equation(s):
// count1[3] = DFFEAS(count1[3] $ ((!\count1[0]~526 & \count1[2]~529 ) # (\count1[0]~526 & \count1[2]~529COUT1 )), GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[3]~528 = CARRY(!\count1[2]~529 # !count1[3])
// \count1[3]~528COUT1 = CARRY(!\count1[2]~529COUT1 # !count1[3])
.clk(\clk~combout ),
.dataa(count1[3]),
.datab(vcc),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
.ena(vcc),
.cin(\count1[0]~526 ),
.cin0(\count1[2]~529 ),
.cin1(\count1[2]~529COUT1 ),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(),
.regout(count1[3]),
.cout(),
.cout0(\count1[3]~528 ),
.cout1(\count1[3]~528COUT1 ));
// synopsys translate_off
defparam \count1[3]~I .cin0_used = "true";
defparam \count1[3]~I .cin1_used = "true";
defparam \count1[3]~I .cin_used = "true";
defparam \count1[3]~I .lut_mask = "5a5f";
defparam \count1[3]~I .operation_mode = "arithmetic";
defparam \count1[3]~I .output_mode = "reg_only";
defparam \count1[3]~I .register_cascade_mode = "off";
defparam \count1[3]~I .sum_lutc_input = "cin";
defparam \count1[3]~I .synch_mode = "on";
// synopsys translate_on
// atom is at LC_X19_Y20_N3
stratix_lcell \Equal0~352_I (
// Equation(s):
// \Equal0~352 = count1[0] # count1[1] # count1[3] # !count1[2]
.clk(gnd),
.dataa(count1[0]),
.datab(count1[1]),
.datac(count1[3]),
.datad(count1[2]),
.aclr(gnd),
.aload(gnd),
.sclr(gnd),
.sload(gnd),
.ena(vcc),
.cin(gnd),
.cin0(gnd),
.cin1(vcc),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(\Equal0~352 ),
.regout(),
.cout(),
.cout0(),
.cout1());
// synopsys translate_off
defparam \Equal0~352_I .lut_mask = "feff";
defparam \Equal0~352_I .operation_mode = "normal";
defparam \Equal0~352_I .output_mode = "comb_only";
defparam \Equal0~352_I .register_cascade_mode = "off";
defparam \Equal0~352_I .sum_lutc_input = "datac";
defparam \Equal0~352_I .synch_mode = "off";
// synopsys translate_on
// atom is at LC_X19_Y20_N8
stratix_lcell \count1[4]~I (
// Equation(s):
// count1[4] = DFFEAS(count1[4] $ (!(!\count1[0]~526 & \count1[3]~528 ) # (\count1[0]~526 & \count1[3]~528COUT1 )), GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[4]~530 = CARRY(count1[4] & (!\count1[3]~528 ))
// \count1[4]~530COUT1 = CARRY(count1[4] & (!\count1[3]~528COUT1 ))
.clk(\clk~combout ),
.dataa(count1[4]),
.datab(vcc),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
.ena(vcc),
.cin(\count1[0]~526 ),
.cin0(\count1[3]~528 ),
.cin1(\count1[3]~528COUT1 ),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(),
.regout(count1[4]),
.cout(),
.cout0(\count1[4]~530 ),
.cout1(\count1[4]~530COUT1 ));
// synopsys translate_off
defparam \count1[4]~I .cin0_used = "true";
defparam \count1[4]~I .cin1_used = "true";
defparam \count1[4]~I .cin_used = "true";
defparam \count1[4]~I .lut_mask = "a50a";
defparam \count1[4]~I .operation_mode = "arithmetic";
defparam \count1[4]~I .output_mode = "reg_only";
defparam \count1[4]~I .register_cascade_mode = "off";
defparam \count1[4]~I .sum_lutc_input = "cin";
defparam \count1[4]~I .synch_mode = "on";
// synopsys translate_on
// atom is at LC_X19_Y20_N9
stratix_lcell \count1[5]~I (
// Equation(s):
// count1[5] = DFFEAS(count1[5] $ (!\count1[0]~526 & \count1[4]~530 ) # (\count1[0]~526 & \count1[4]~530COUT1 ), GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[5]~531 = CARRY(!\count1[4]~530COUT1 # !count1[5])
.clk(\clk~combout ),
.dataa(vcc),
.datab(count1[5]),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
.ena(vcc),
.cin(\count1[0]~526 ),
.cin0(\count1[4]~530 ),
.cin1(\count1[4]~530COUT1 ),
.inverta(gnd),
.regcascin(gnd),
.devclrn(devclrn),
.devpor(devpor),
.combout(),
.regout(count1[5]),
.cout(\count1[5]~531 ),
.cout0(),
.cout1());
// synopsys translate_off
defparam \count1[5]~I .cin0_used = "true";
defparam \count1[5]~I .cin1_used = "true";
defparam \count1[5]~I .cin_used = "true";
defparam \count1[5]~I .lut_mask = "3c3f";
defparam \count1[5]~I .operation_mode = "arithmetic";
defparam \count1[5]~I .output_mode = "reg_only";
defparam \count1[5]~I .register_cascade_mode = "off";
defparam \count1[5]~I .sum_lutc_input = "cin";
defparam \count1[5]~I .synch_mode = "on";
// synopsys translate_on
// atom is at LC_X19_Y19_N0
stratix_lcell \count1[6]~I (
// Equation(s):
// count1[6] = DFFEAS(count1[6] $ !\count1[5]~531 , GLOBAL(\clk~combout ), VCC, , , , , \count1[30]~558 , )
// \count1[6]~532 = CARRY(count1[6] & !\count1[5]~531 )
// \count1[6]~532COUT1 = CARRY(count1[6] & !\count1[5]~531 )
.clk(\clk~combout ),
.dataa(vcc),
.datab(count1[6]),
.datac(vcc),
.datad(vcc),
.aclr(gnd),
.aload(gnd),
.sclr(\count1[30]~558 ),
.sload(gnd),
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -