testbed.v

来自「Multiple Numbers Calculator (source code」· Verilog 代码 · 共 31 行

V
31
字号
`timescale 1ns/10ps
`include"TRIANGLE_SYN.v"
`include"PATTERN.v"


module TESTBED();

wire [11:0] ax, ay, bx, by, cx, cy;
wire [26:0] area;


  TRIANGLE I_TRIANGLE(.AX(ax),.AY(ay),.BX(bx),.BY(by),.CX(cx),.CY(cy),.AREA(area));
 
  PATTERN I_PATTERN(.AX(ax),.AY(ay),.BX(bx),.BY(by),.CX(cx),.CY(cy),.AREA(area));
  


 

  initial
  begin
    $sdf_annotate("TRIANGLE_SYN.sdf", I_TRIANGLE);
    $fsdbDumpfile("TRIANGLE.fsdb");
    $fsdbDumpvars;
  end

endmodule



⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?