opcodes.html

Intel80x86汇编指令的字节大全！

<TR>
<TD>&nbsp;
<TD>Reg,Mem
<TD>0011101woorrrmmm
<TD>8086
<TD>Compare

<TR>
<TD>&nbsp;
<TD>Acc,Imm
<TD>0011110w
<TD>8086
<TD>Compare

<TR>
<TD>&nbsp;
<TD>Reg,Imm8
<TD>1000001woo111mmm
<TD>8086
<TD>Compare

<TR>
<TD>&nbsp;
<TD>Mem,Imm8
<TD>1000001woo111mmm
<TD>8086
<TD>Compare

<TR>
<TD>&nbsp;
<TD>Reg,Imm
<TD>1000000woo111mmm
<TD>8086
<TD>Compare

<TR>
<TD>&nbsp;
<TD>Mem,Imm
<TD>1000000woo111mmm
<TD>8086
<TD>Compare

<TR>
<TD>CMPSB
<TD>&nbsp;
<TD>10100110
<TD>8086
<TD>Compare String - Byte

<TR>
<TD>CMPSW
<TD>&nbsp;
<TD>10100111
<TD>8086
<TD>Compare String - Word

<TR>
<TD>CMPSD
<TD>&nbsp;
<TD>10100111 
<TD>80386
<TD>Compare String - Doubleword

<TR>
<TD>CMPXCHG
<TD>Reg,Reg
<TD>000011111011000woorrrmmm
<TD>80486
<TD>Compare and Exchange

<TR>
<TD>&nbsp;
<TD>Mem,Reg
<TD>000011111011000woorrrmmm
<TD>80486
<TD>Compare and Exchange

<TR>
<TD>CMPXCHG8B
<TD>Mem64
<TD>0000111111000111oo001mmm
<TD>Pentium
<TD>Compare and Exchange 8 Bytes

<TR>
<TD>CPUID
<TD>&nbsp;
<TD>0000111110100010
<TD>Pentium
<TD>CPU Identification code to EAX

<TR>
<TD>CWD
<TD>&nbsp;
<TD>10011001
<TD>8086
<TD>Convert Word to Doubleword

<TR>
<TD>CWDE
<TD>&nbsp;
<TD>10011000 
<TD>80386
<TD>Convert Word to Extended Doubleword

<TR>
<TD><A NAME="HD">DAA</A>
<TD>&nbsp;
<TD>00100111
<TD>8086
<TD>Decimal Adjust Register After Addition

<TR>
<TD>DAS
<TD>&nbsp;
<TD>00101111
<TD>8086
<TD>Decimal Adjust AL Register After Substraction

<TR>
<TD>DEC
<TD>RegWord
<TD>01001rrr
<TD>8086
<TD>Decrement by One

<TR>
<TD>&nbsp;
<TD>Reg
<TD>1111111woo001mmm
<TD>8086
<TD>Decrement by One

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111111woo001mmm
<TD>8086
<TD>Decrement by One

<TR>
<TD>DIV
<TD>Reg
<TD>1111011woo110mmm
<TD>8086
<TD>Unsigned Integer Divide

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111011woo110mmm
<TD>8086
<TD>Unsigned Integer Divide

<TR>
<TD><A NAME="HE">ENTER</A>
<TD>Imm16,Imm8
<TD>11001000
<TD>80186
<TD>Make Stack Frame for Procedure Parameter

<TR>
<TD><A NAME="HH">HLT</A>
<TD>&nbsp;
<TD>11110100
<TD>8086
<TD>Halt

<TR>
<TD><A NAME="HI">IDIV</A>
<TD>Reg
<TD>1111011woo111mmm
<TD>8086
<TD>Signed Divide

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111011woo111mmm
<TD>8086
<TD>Signed Divide

<TR>
<TD>IMUL
<TD>RegWord,RegWord,Imm8
<TD>01101011oorrrmmm
<TD>80186
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,MemWord,Imm8
<TD>01101011oorrrmmm
<TD>80186
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,RegWord,Imm
<TD>01101001oorrrmmm
<TD>80186
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,MemWord,Imm
<TD>01101001oorrrmmm
<TD>80186
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,Imm8
<TD>0110101111rrrqqq
<TD>80186
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,Imm
<TD>0110100111rrrqqq
<TD>80186
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,RegWord
<TD>0000111110101111oorrrmmm
<TD>80386
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>RegWord,MemWord
<TD>0000111110101111oorrrmmm
<TD>80386
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>Reg
<TD>1111011woo101mmm
<TD>8086
<TD>Signed Integer Multiply

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111011woo101mmm
<TD>8086
<TD>Signed Integer Multiply

<TR>
<TD>IN
<TD>Acc,Imm8
<TD>1110010w
<TD>8086
<TD>Input from Port

<TR>
<TD>&nbsp;
<TD>Acc,DX
<TD>1110110w
<TD>8086
<TD>Input from Port

<TR>
<TD>INC
<TD>RegWord
<TD>01000rrr
<TD>8086
<TD>Increment by 1

<TR>
<TD>&nbsp;
<TD>Reg
<TD>1111111woo000mmm
<TD>8086
<TD>Increment by 1

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111111woo000mmm
<TD>8086
<TD>Increment by 1

<TR>
<TD>INSB
<TD>&nbsp;
<TD>01101100
<TD>80186
<TD>Input Byte

<TR>
<TD>INSW
<TD>&nbsp;
<TD>01101101
<TD>80186
<TD>Input Word

<TR>
<TD>INSD
<TD>&nbsp;
<TD>01101101 
<TD>80386
<TD>Input DoubleWord

<TR>
<TD>INT
<TD>3
<TD>11001100
<TD>8086
<TD>Call to Interrupt Procedure

<TR>
<TD>&nbsp;
<TD>Imm8
<TD>11001101
<TD>8086
<TD>Call to Interrupt Procedure

<TR>
<TD>INTO
<TD>&nbsp;
<TD>11001110
<TD>8086
<TD>Interrupt on Overflow

<TR>
<TD>INVD
<TD>&nbsp;
<TD>0000111100001000
<TD>80486
<TD>Invalidate data cache

<TR>
<TD>INVLPG
<TD>Mem
<TD>0000111100000001oo111mmm
<TD>80486
<TD>Invalidate TBL entry

<TR>
<TD>IRET
<TD>&nbsp;
<TD>11001111
<TD>8086
<TD>Return from Interrupt

<TR>
<TD>IRETD
<TD>&nbsp;
<TD>11001111 
<TD>80386
<TD>Return from Interrupt - 32-bit Mode

<TR>
<TD><A NAME="HL">LAHF</A>
<TD>&nbsp;
<TD>10011111
<TD>8086
<TD>Load Flags into AH Register

<TR>
<TD>LAR
<TD>RegWord,RegWord
<TD>0000111100000010oorrrmmm
<TD>80286
<TD>Load Access Rights Byte

<TR>
<TD>&nbsp;
<TD>RegWord,MemWord
<TD>0000111100000010oorrrmmm
<TD>80286
<TD>Load Access Rights Byte

<TR>
<TD>LDS
<TD>Reg16,Mem32
<TD>11000101oorrrmmm
<TD>8086
<TD>Load Pointer Using DS

<TR>
<TD>&nbsp;
<TD>Reg32,Mem64
<TD>11000101oorrrmmm 
<TD>80386
<TD>Load Pointer Using DS

<TR>
<TD>LES
<TD>Reg16,Mem32
<TD>11000100oorrrmmm
<TD>8086
<TD>Load Pointer Using ES

<TR>
<TD>&nbsp;
<TD>Reg32,Mem64
<TD>11000100oorrrmmm 
<TD>80386
<TD>Load Pointer Using ES

<TR>
<TD>LFS
<TD>Reg16,Mem32
<TD>0000111110110100oorrrmmm
<TD>80386
<TD>Load Pointer Using FS

<TR>
<TD>&nbsp;
<TD>Reg32,Mem64
<TD>0000111110110100oorrrmmm 
<TD>80386
<TD>Load Pointer Using FS

<TR>
<TD>LGS
<TD>Reg16,Mem32
<TD>0000111110110101oorrrmmm
<TD>80386
<TD>Load Pointer Using GS

<TR>
<TD>&nbsp;
<TD>Reg32,Mem64
<TD>0000111110110101oorrrmmm 
<TD>80386
<TD>Load Pointer Using GS

<TR>
<TD>LSS
<TD>Reg16,Mem32
<TD>0000111110110010oorrrmmm
<TD>80386
<TD>Load Pointer Using SS

<TR>
<TD>&nbsp;
<TD>Reg32,Mem64
<TD>0000111110110010oorrrmmm 
<TD>80386
<TD>Load Pointer Using SS

<TR>
<TD>LEA
<TD>RegWord,Mem
<TD>10001101oorrrmmm
<TD>8086
<TD>Load Effective Address

<TR>
<TD>LEAVE
<TD>&nbsp;
<TD>11001001
<TD>80186
<TD>High Level Procedure Exit

<TR>
<TD>LGDT
<TD>Mem64
<TD>0000111100000001oo010mmm
<TD>80286
<TD>Load Global Descriptor Table

<TR>
<TD>LIDT
<TD>Mem64
<TD>0000111100000001oo011mmm
<TD>80286
<TD>Load Interrupt Descriptor Table

<TR>
<TD>LLDT
<TD>Reg16
<TD>0000111100000000oo010mmm
<TD>80286
<TD>Load Local Descriptor Table

<TR>
<TD>&nbsp;
<TD>Mem16
<TD>0000111100000000oo010mmm
<TD>80286
<TD>Load Local Descriptor Table

<TR>
<TD>LMSW
<TD>Reg16
<TD>0000111100000001oo110mmm
<TD>80286
<TD>Load Machine Status Word

<TR>
<TD>&nbsp;
<TD>Mem16
<TD>0000111100000001oo110mmm
<TD>80286
<TD>Load Machine Status Word

<TR>
<TD>LODSB
<TD>&nbsp;
<TD>10101100
<TD>8086
<TD>Load Byte

<TR>
<TD>LODSW
<TD>&nbsp;
<TD>10101101
<TD>8086
<TD>Load Word

<TR>
<TD>LODSD
<TD>&nbsp;
<TD>10101101 
<TD>80386
<TD>Load Doubleword

<TR>
<TD>LSL
<TD>RegWord,RegWord
<TD>0000111100000011oorrrmmm
<TD>80286
<TD>Load Segment Limit

<TR>
<TD>&nbsp;
<TD>RegWord,MemWord
<TD>0000111100000011oorrrmmm
<TD>80286
<TD>Load Segment Limit

<TR>
<TD>LTR
<TD>Reg16
<TD>0000111100000000oo011mmm
<TD>80286
<TD>Load Task Register

<TR>
<TD>&nbsp;
<TD>Mem16
<TD>0000111100000000oo011mmm
<TD>80286
<TD>Load Task Register

<TR>
<TD><A NAME="HM">MOV</A>
<TD>MemOfs,Acc
<TD>1010001w
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Acc,MemOfs
<TD>1010000w
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg,Imm
<TD>1011wrrr
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Mem,Imm
<TD>1100011woo000mmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg,Reg
<TD>1000101woorrrmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg,Mem
<TD>1000101woorrrmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Mem,Reg
<TD>1000100woorrrmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg16,Seg
<TD>10001100oosssmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Seg,Reg16
<TD>10001110oosssmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Mem16,Seg
<TD>10001100oosssmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Seg,Mem16
<TD>10001110oosssmmm
<TD>8086
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg32,CRn
<TD>000011110010000011sssrrr
<TD>80386
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>CRn,Reg32
<TD>000011110010001011sssrrr
<TD>80386
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg32,DRn
<TD>000011110010000111sssrrr
<TD>80386
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>DRn,Reg32
<TD>000011110010001111sssrrr
<TD>80386
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>Reg32,TRn
<TD>000011110010010011sssrrr
<TD>80386
<TD>Move Data

<TR>
<TD>&nbsp;
<TD>TRn,Reg32
<TD>000011110010011011sssrrr
<TD>80386
<TD>Move Data

<TR>
<TD>MOVSB
<TD>&nbsp;
<TD>10100100
<TD>8086
<TD>Move Byte

<TR>
<TD>MOVSW
<TD>&nbsp;
<TD>10100101
<TD>8086
<TD>Move Word

<TR>
<TD>MOVSD
<TD>&nbsp;
<TD>10100101 
<TD>80386
<TD>Move Doubleword

<TR>
<TD>MOVSX
<TD>RegWord,Reg8
<TD>0000111110111110oorrrmmm
<TD>80386
<TD>Move with Sign Extension

<TR>
<TD>&nbsp;
<TD>RegWord,Mem8
<TD>0000111110111110oorrrmmm
<TD>80386
<TD>Move with Sign Extension

<TR>
<TD>&nbsp;
<TD>RegWord,Reg16
<TD>0000111110111111oorrrmmm
<TD>80386
<TD>Move with Sign Extension

<TR>
<TD>&nbsp;
<TD>RegWord,Mem16
<TD>0000111110111111oorrrmmm
<TD>80386
<TD>Move with Sign Extension

<TR>
<TD>MOVZX
<TD>RegWord,Reg8
<TD>0000111110110110oorrrmmm
<TD>80386
<TD>Move with Zero Extension

<TR>
<TD>&nbsp;
<TD>RegWord,Mem8
<TD>0000111110110110oorrrmmm
<TD>80386
<TD>Move with Zero Extension

<TR>
<TD>&nbsp;
<TD>RegWord,Reg16
<TD>0000111110110111oorrrmmm
<TD>80386
<TD>Move with Zero Extension

<TR>
<TD>&nbsp;
<TD>RegWord,Mem16
<TD>0000111110110111oorrrmmm
<TD>80386
<TD>Move with Zero Extension

<TR>
<TD>MUL
<TD>Reg
<TD>1111011woo100mmm
<TD>8086
<TD>Unsigned Integer Multiply of AL, AX or EAX

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111011woo100mmm
<TD>8086
<TD>Unsigned Integer Multiply of AL, AX or EAX

<TR>
<TD><A NAME="HN">NEG</A>
<TD>Reg
<TD>1111011woo011mmm
<TD>8086
<TD>Negate(Two's Complement)

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111011woo011mmm
<TD>8086
<TD>Negate(Two's Complement)

<TR>
<TD>NOP
<TD>&nbsp;
<TD>10010000
<TD>8086
<TD>No Operation

<TR>
<TD>NOT
<TD>Reg
<TD>1111011woo010mmm
<TD>8086
<TD>Negate(One's Complement)

<TR>
<TD>&nbsp;
<TD>Mem
<TD>1111011woo010mmm
<TD>8086
<TD>Negate(One's Complement)

<TR>
<TD><A NAME="HO">OR</A>
<TD>Reg,Reg
<TD>0000101woorrrmmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Mem,Reg
<TD>0000100woorrrmmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Reg,Mem
<TD>0000101woorrrmmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Acc,Imm
<TD>0000110w
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Reg,Imm8
<TD>1000001woo001mmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Mem,Imm8
<TD>1000001woo001mmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Reg,Imm
<TD>1000000woo001mmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>&nbsp;
<TD>Mem,Imm
<TD>1000000woo001mmm
<TD>8086
<TD>Logical Inclusive OR

<TR>
<TD>OUT
<TD>Imm8,Acc
<TD>1110011w
<TD>8086
<TD>Output To Port

<TR>
<TD>&nbsp;
<TD>DX,Acc
<TD>1110111w
<TD>8086
<TD>Output To Port

<TR>
<TD>OUTSB
<TD>&nbsp;
<TD>01101110
<TD>80186
<TD>Output Byte

<TR>
<TD>OUTSW
<TD>&nbsp;
<TD>01101111
<TD>80186
<TD>Output Word

<TR>
<TD>OUTSD
<TD>&nbsp;
<TD>01101111 
<TD>80386
<TD>Output Doubleword

<TR>
<TD><A NAME="HP">POP</A>
<TD>RegWord
<TD>01011rrr
<TD>8086
<TD>Pop a Word from the Stack

<TR>
<TD>&nbsp;
<TD>MemWord
<TD>10001111oo000mmm
<TD>8086
<TD>Pop a Word from the Stack

<TR>
<TD>&nbsp;
<TD>SegOld
<TD>00sss111
<TD>8086
<TD>Pop a Word from the Stack

<TR>
<TD>&nbsp;
<TD>Seg
<TD>0000111110sss001
<TD>80386
<TD>Pop a Word from the Stack

<TR>
<TD>POPA
<TD>&nbsp;
<TD>01100001
<TD>80186
<TD>POP All Registers

<TR>
<TD>POPAD
<TD>&nbsp;
<TD>01100001 
<TD>80386
<TD>POP All Registers - 32-bit Mode

<TR>
<TD>POPF
<TD>&nbsp;
<TD>10011101