📄 c8051f020.lst
字号:
122 sfr SCON1 = 0xF1; /* SERIAL PORT 1 CONTROL */
123 sfr SBUF1 = 0xF2; /* SERAIL PORT 1 DATA */
124 sfr SADDR1 = 0xF3; /* SERAIL PORT 1 */
125 sfr TL4 = 0xF4; /* TIMER 4 DATA - LOW BYTE */
126 sfr TH4 = 0xF5; /* TIMER 4 DATA - HIGH BYTE */
127 sfr EIP1 = 0xF6; /* EXTERNAL INTERRUPT PRIORITY REGISTER 1 */
128 sfr EIP2 = 0xF7; /* EXTERNAL INTERRUPT PRIORITY REGISTER 2 */
129 sfr SPI0CN = 0xF8; /* SERIAL PERIPHERAL INTERFACE 0 CONTROL */
130 sfr PCA0H = 0xF9; /* PCA 0 TIMER - HIGH BYTE */
131 sfr PCA0CPH0 = 0xFA; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE */
132 sfr PCA0CPH1 = 0xFB; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE */
133 sfr PCA0CPH2 = 0xFC; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE */
134 sfr PCA0CPH3 = 0xFD; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE */
135 sfr PCA0CPH4 = 0xFE; /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE */
136 sfr WDTCN = 0xFF; /* WATCHDOG TIMER CONTROL */
137
138
139 /* BIT Registers */
140
141 /* TCON 0x88 */
142 sbit TF1 = TCON ^ 7; /* TIMER 1 OVERFLOW FLAG */
143 sbit TR1 = TCON ^ 6; /* TIMER 1 ON/OFF CONTROL */
144 sbit TF0 = TCON ^ 5; /* TIMER 0 OVERFLOW FLAG */
145 sbit TR0 = TCON ^ 4; /* TIMER 0 ON/OFF CONTROL */
146 sbit IE1 = TCON ^ 3; /* EXT. INTERRUPT 1 EDGE FLAG */
147 sbit IT1 = TCON ^ 2; /* EXT. INTERRUPT 1 TYPE */
148 sbit IE0 = TCON ^ 1; /* EXT. INTERRUPT 0 EDGE FLAG */
149 sbit IT0 = TCON ^ 0; /* EXT. INTERRUPT 0 TYPE */
150
151 /* SCON0 0x98 */
152 sbit SM00 = SCON0 ^ 7; /* SERIAL MODE CONTROL BIT 0 */
153 sbit SM10 = SCON0 ^ 6; /* SERIAL MODE CONTROL BIT 1 */
154 sbit SM20 = SCON0 ^ 5; /* MULTIPROCESSOR COMMUNICATION ENABLE */
155 sbit REN0 = SCON0 ^ 4; /* RECEIVE ENABLE */
156 sbit TB80 = SCON0 ^ 3; /* TRANSMIT BIT 8 */
157 sbit RB80 = SCON0 ^ 2; /* RECEIVE BIT 8 */
158 sbit TI0 = SCON0 ^ 1; /* TRANSMIT INTERRUPT FLAG */
159 sbit RI0 = SCON0 ^ 0; /* RECEIVE INTERRUPT FLAG */
160
161 /* IE 0xA8 */
162 sbit EA = IE ^ 7; /* GLOBAL INTERRUPT ENABLE */
163 sbit ET2 = IE ^ 5; /* TIMER 2 INTERRUPT ENABLE */
164 sbit ES0 = IE ^ 4; /* UART0 INTERRUPT ENABLE */
165 sbit ET1 = IE ^ 3; /* TIMER 1 INTERRUPT ENABLE */
166 sbit EX1 = IE ^ 2; /* EXTERNAL INTERRUPT 1 ENABLE */
167 sbit ET0 = IE ^ 1; /* TIMER 0 INTERRUPT ENABLE */
168 sbit EX0 = IE ^ 0; /* EXTERNAL INTERRUPT 0 ENABLE */
169
170 /* IP 0xB8 */
171 sbit PT2 = IP ^ 5; /* TIMER 2 PRIORITY */
172 sbit PS = IP ^ 4; /* SERIAL PORT PRIORITY */
173 sbit PT1 = IP ^ 3; /* TIMER 1 PRIORITY */
174 sbit PX1 = IP ^ 2; /* EXTERNAL INTERRUPT 1 PRIORITY */
175 sbit PT0 = IP ^ 1; /* TIMER 0 PRIORITY */
176 sbit PX0 = IP ^ 0; /* EXTERNAL INTERRUPT 0 PRIORITY */
177
178 /* SMB0CN 0xC0 */
179 sbit BUSY = SMB0CN ^ 7; /* SMBUS 0 BUSY */
C51 COMPILER V7.00 C8051F020 07/28/2003 16:20:42 PAGE 4
180 sbit ENSMB = SMB0CN ^ 6; /* SMBUS 0 ENABLE */
181 sbit STA = SMB0CN ^ 5; /* SMBUS 0 START FLAG */
182 sbit STO = SMB0CN ^ 4; /* SMBUS 0 STOP FLAG */
183 sbit SI = SMB0CN ^ 3; /* SMBUS 0 INTERRUPT PENDING FLAG */
184 sbit AA = SMB0CN ^ 2; /* SMBUS 0 ASSERT/ACKNOWLEDGE FLAG */
185 sbit SMBFTE = SMB0CN ^ 1; /* SMBUS 0 FREE TIMER ENABLE */
186 sbit SMBTOE = SMB0CN ^ 0; /* SMBUS 0 TIMEOUT ENABLE */
187
188 /* T2CON 0xC8 */
189 sbit TF2 = T2CON ^ 7; /* TIMER 2 OVERFLOW FLAG */
190 sbit EXF2 = T2CON ^ 6; /* EXTERNAL FLAG */
191 sbit RCLK0 = T2CON ^ 5; /* UART0 RX CLOCK SOURCE */
192 sbit TCLK0 = T2CON ^ 4; /* UART0 TX CLOCK SOURCE */
193 sbit EXEN2 = T2CON ^ 3; /* TIMER 2 EXTERNAL ENABLE FLAG */
194 sbit TR2 = T2CON ^ 2; /* TIMER 2 ON/OFF CONTROL */
195 sbit CT2 = T2CON ^ 1; /* TIMER OR COUNTER SELECT */
196 sbit CPRL2 = T2CON ^ 0; /* CAPTURE OR RELOAD SELECT */
197
198 /* PSW */
199 sbit CY = PSW ^ 7; /* CARRY FLAG */
200 sbit AC = PSW ^ 6; /* AUXILIARY CARRY FLAG */
201 sbit F0 = PSW ^ 5; /* USER FLAG 0 */
202 sbit RS1 = PSW ^ 4; /* REGISTER BANK SELECT 1 */
203 sbit RS0 = PSW ^ 3; /* REGISTER BANK SELECT 0 */
204 sbit OV = PSW ^ 2; /* OVERFLOW FLAG */
205 sbit F1 = PSW ^ 1; /* USER FLAG 1 */
206 sbit P = PSW ^ 0; /* ACCUMULATOR PARITY FLAG */
207
208 /* PCA0CN D8H */
209 sbit CF = PCA0CN ^ 7; /* PCA 0 COUNTER OVERFLOW FLAG */
210 sbit CR = PCA0CN ^ 6; /* PCA 0 COUNTER RUN CONTROL BIT */
211 sbit CCF4 = PCA0CN ^ 4; /* PCA 0 MODULE 4 INTERRUPT FLAG */
212 sbit CCF3 = PCA0CN ^ 3; /* PCA 0 MODULE 3 INTERRUPT FLAG */
213 sbit CCF2 = PCA0CN ^ 2; /* PCA 0 MODULE 2 INTERRUPT FLAG */
214 sbit CCF1 = PCA0CN ^ 1; /* PCA 0 MODULE 1 INTERRUPT FLAG */
215 sbit CCF0 = PCA0CN ^ 0; /* PCA 0 MODULE 0 INTERRUPT FLAG */
216
217 /* ADC0CN E8H */
218 sbit AD0EN = ADC0CN ^ 7; /* ADC 0 ENABLE */
219 sbit AD0TM = ADC0CN ^ 6; /* ADC 0 TRACK MODE */
220 sbit AD0INT = ADC0CN ^ 5; /* ADC 0 CONVERISION COMPLETE INTERRUPT FLAG */
221 sbit AD0BUSY = ADC0CN ^ 4; /* ADC 0 BUSY FLAG */
222 sbit AD0CM1 = ADC0CN ^ 3; /* ADC 0 START OF CONVERSION MODE BIT 1 */
223 sbit AD0CM0 = ADC0CN ^ 2; /* ADC 0 START OF CONVERSION MODE BIT 0 */
224 sbit AD0WINT = ADC0CN ^ 1; /* ADC 0 WINDOW COMPARE INTERRUPT FLAG */
225 sbit AD0LJST = ADC0CN ^ 0; /* ADC 0 RIGHT JUSTIFY DATA BIT */
226
227 /* SPI0CN F8H */
228 sbit SPIF = SPI0CN ^ 7; /* SPI 0 INTERRUPT FLAG */
229 sbit WCOL = SPI0CN ^ 6; /* SPI 0 WRITE COLLISION FLAG */
230 sbit MODF = SPI0CN ^ 5; /* SPI 0 MODE FAULT FLAG */
231 sbit RXOVRN = SPI0CN ^ 4; /* SPI 0 RX OVERRUN FLAG */
232 sbit TXBSY = SPI0CN ^ 3; /* SPI 0 TX BUSY FLAG */
233 sbit SLVSEL = SPI0CN ^ 2; /* SPI 0 SLAVE SELECT */
234 sbit MSTEN = SPI0CN ^ 1; /* SPI 0 MASTER ENABLE */
235 sbit SPIEN = SPI0CN ^ 0; /* SPI 0 SPI ENABLE */
MODULE INFORMATION: STATIC OVERLAYABLE
CODE SIZE = ---- ----
CONSTANT SIZE = ---- ----
XDATA SIZE = ---- ----
C51 COMPILER V7.00 C8051F020 07/28/2003 16:20:42 PAGE 5
PDATA SIZE = ---- ----
DATA SIZE = ---- ----
IDATA SIZE = ---- ----
BIT SIZE = ---- ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE. 0 WARNING(S), 0 ERROR(S)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -