📄 iamax.s
字号:
/*********************************************************************//* *//* Optimized BLAS libraries *//* By Kazushige Goto <kgoto@tacc.utexas.edu> *//* *//* Copyright (c) The University of Texas, 2005. All rights reserved. *//* UNIVERSITY EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING *//* THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF *//* MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, *//* NON-INFRINGEMENT AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY *//* THAT MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF *//* TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT TO *//* THE USE OF THE SOFTWARE OR DOCUMENTATION. *//* Under no circumstances shall University be liable for incidental, *//* special, indirect, direct or consequential damages or loss of *//* profits, interruption of business, or related expenses which may *//* arise from use of Software or Documentation, including but not *//* limited to those resulting from defects in Software and/or *//* Documentation, or loss or inaccuracy of data of any kind. *//*********************************************************************/#define ASSEMBLER#include "common.h" #define RET r3#define X r4#define INCX r5 #define N r6#define NN r7#define XX r8#define PREA r9#define FZERO f1#define STACKSIZE 160 PROLOGUE PROFCODE addi SP, SP, -STACKSIZE li r0, 0 stfd f14, 0(SP) stfd f15, 8(SP) stfd f16, 16(SP) stfd f17, 24(SP) stfd f18, 32(SP) stfd f19, 40(SP) stfd f20, 48(SP) stfd f21, 56(SP) stfd f22, 64(SP) stfd f23, 72(SP) stfd f24, 80(SP) stfd f25, 88(SP) stfd f26, 96(SP) stfd f27, 104(SP) stfd f28, 112(SP) stfd f29, 120(SP) stfd f30, 128(SP) stfd f31, 136(SP) stw r0, 144(SP) lfs FZERO,144(SP)#ifdef F_INTERFACE LDINT N, 0(r3) LDINT INCX, 0(INCX)#else mr N, r3#endif li RET, 0 mr NN, N mr XX, X slwi INCX, INCX, BASE_SHIFT li PREA, 4 * 16 * SIZE cmpwi cr0, N, 0 ble- LL(9999) cmpwi cr0, INCX, 0 ble- LL(9999) LFD f1, 0 * SIZE(X) add X, X, INCX fabs f0, f1 fabs f2, f1 fabs f3, f1 fabs f4, f1 fabs f5, f1 fabs f6, f1 fabs f7, f1 fabs f1, f1 subi N, N, 1 cmpwi cr0, INCX, SIZE bne- cr0, LL(100) srawi. r0, N, 4 mtspr CTR, r0 beq- cr0, LL(50) LFD f24, 0 * SIZE(X) LFD f25, 1 * SIZE(X) LFD f26, 2 * SIZE(X) LFD f27, 3 * SIZE(X) LFD f28, 4 * SIZE(X) LFD f29, 5 * SIZE(X) LFD f30, 6 * SIZE(X) LFD f31, 7 * SIZE(X) fabs f8, f24 fabs f9, f25 fabs f10, f26 fabs f11, f27 LFD f24, 8 * SIZE(X) LFD f25, 9 * SIZE(X) LFD f26, 10 * SIZE(X) LFD f27, 11 * SIZE(X) fabs f12, f28 fabs f13, f29 fabs f14, f30 fabs f15, f31 LFD f28, 12 * SIZE(X) LFD f29, 13 * SIZE(X) LFD f30, 14 * SIZE(X) LFD f31, 15 * SIZE(X) bdz LL(20) .align 4LL(10): fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fabs f8, f24 fsel f1, f17, f1, f9 fabs f9, f25 fsel f2, f18, f2, f10 fabs f10, f26 fsel f3, f19, f3, f11 fabs f11, f27 LFD f24, 16 * SIZE(X) LFD f25, 17 * SIZE(X) LFD f26, 18 * SIZE(X) LFD f27, 19 * SIZE(X) fsel f4, f20, f4, f12 fabs f12, f28 fsel f5, f21, f5, f13 fabs f13, f29 fsel f6, f22, f6, f14 fabs f14, f30 fsel f7, f23, f7, f15 fabs f15, f31 LFD f28, 20 * SIZE(X) LFD f29, 21 * SIZE(X) LFD f30, 22 * SIZE(X) LFD f31, 23 * SIZE(X) fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fabs f8, f24 fsel f1, f17, f1, f9 fabs f9, f25 fsel f2, f18, f2, f10 fabs f10, f26 fsel f3, f19, f3, f11 fabs f11, f27 LFD f24, 24 * SIZE(X) LFD f25, 25 * SIZE(X) LFD f26, 26 * SIZE(X) LFD f27, 27 * SIZE(X) fsel f4, f20, f4, f12 fabs f12, f28 fsel f5, f21, f5, f13 fabs f13, f29 fsel f6, f22, f6, f14 fabs f14, f30 fsel f7, f23, f7, f15 fabs f15, f31 LFD f28, 28 * SIZE(X) LFD f29, 29 * SIZE(X) LFD f30, 30 * SIZE(X) LFD f31, 31 * SIZE(X) dcbt X, PREA addi X, X, 16 * SIZE bdnz LL(10) .align 4LL(20): fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fabs f8, f24 fsel f1, f17, f1, f9 fabs f9, f25 fsel f2, f18, f2, f10 fabs f10, f26 fsel f3, f19, f3, f11 fabs f11, f27 fsel f4, f20, f4, f12 fabs f12, f28 fsel f5, f21, f5, f13 fabs f13, f29 fsel f6, f22, f6, f14 fabs f14, f30 fsel f7, f23, f7, f15 fabs f15, f31 fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fsel f1, f17, f1, f9 fsel f2, f18, f2, f10 fsel f3, f19, f3, f11 fsel f4, f20, f4, f12 fsel f5, f21, f5, f13 fsel f6, f22, f6, f14 fsel f7, f23, f7, f15 addi X, X, 16 * SIZE .align 4LL(50): andi. r0, N, 15 mtspr CTR, r0 beq LL(999) .align 4LL(60): LFD f8, 0 * SIZE(X) addi X, X, 1 * SIZE fabs f8, f8 fsub f16, f1, f8 fsel f1, f16, f1, f8 bdnz LL(60) b LL(999) .align 4LL(100): sub X, X, INCX srawi. r0, N, 4 mtspr CTR, r0 beq- LL(150) LFDUX f24, X, INCX LFDUX f25, X, INCX LFDUX f26, X, INCX LFDUX f27, X, INCX LFDUX f28, X, INCX LFDUX f29, X, INCX LFDUX f30, X, INCX LFDUX f31, X, INCX fabs f8, f24 fabs f9, f25 fabs f10, f26 fabs f11, f27 LFDUX f24, X, INCX LFDUX f25, X, INCX LFDUX f26, X, INCX LFDUX f27, X, INCX fabs f12, f28 fabs f13, f29 fabs f14, f30 fabs f15, f31 LFDUX f28, X, INCX LFDUX f29, X, INCX LFDUX f30, X, INCX LFDUX f31, X, INCX bdz LL(120) .align 4LL(110): fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fabs f8, f24 fsel f1, f17, f1, f9 fabs f9, f25 fsel f2, f18, f2, f10 fabs f10, f26 fsel f3, f19, f3, f11 fabs f11, f27 LFDUX f24, X, INCX LFDUX f25, X, INCX LFDUX f26, X, INCX LFDUX f27, X, INCX fsel f4, f20, f4, f12 fabs f12, f28 fsel f5, f21, f5, f13 fabs f13, f29 fsel f6, f22, f6, f14 fabs f14, f30 fsel f7, f23, f7, f15 fabs f15, f31 LFDUX f28, X, INCX LFDUX f29, X, INCX LFDUX f30, X, INCX LFDUX f31, X, INCX fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fabs f8, f24 fsel f1, f17, f1, f9 fabs f9, f25 fsel f2, f18, f2, f10 fabs f10, f26 fsel f3, f19, f3, f11 fabs f11, f27 LFDUX f24, X, INCX LFDUX f25, X, INCX LFDUX f26, X, INCX LFDUX f27, X, INCX fsel f4, f20, f4, f12 fabs f12, f28 fsel f5, f21, f5, f13 fabs f13, f29 fsel f6, f22, f6, f14 fabs f14, f30 fsel f7, f23, f7, f15 fabs f15, f31 LFDUX f28, X, INCX LFDUX f29, X, INCX LFDUX f30, X, INCX LFDUX f31, X, INCX bdnz LL(110) .align 4LL(120): fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fabs f8, f24 fsel f1, f17, f1, f9 fabs f9, f25 fsel f2, f18, f2, f10 fabs f10, f26 fsel f3, f19, f3, f11 fabs f11, f27 fsel f4, f20, f4, f12 fabs f12, f28 fsel f5, f21, f5, f13 fabs f13, f29 fsel f6, f22, f6, f14 fabs f14, f30 fsel f7, f23, f7, f15 fabs f15, f31 fsub f16, f0, f8 fsub f17, f1, f9 fsub f18, f2, f10 fsub f19, f3, f11 fsub f20, f4, f12 fsub f21, f5, f13 fsub f22, f6, f14 fsub f23, f7, f15 fsel f0, f16, f0, f8 fsel f1, f17, f1, f9 fsel f2, f18, f2, f10 fsel f3, f19, f3, f11 fsel f4, f20, f4, f12 fsel f5, f21, f5, f13 fsel f6, f22, f6, f14 fsel f7, f23, f7, f15 .align 4LL(150): andi. r0, N, 15 mtspr CTR, r0 beq LL(999) .align 4LL(160): LFDUX f8, X, INCX fabs f8, f8 fsub f16, f1, f8 fsel f1, f16, f1, f8 bdnz LL(160) .align 4LL(999): fsub f8, f0, f1 fsub f9, f2, f3 fsub f10, f4, f5 fsub f11, f6, f7 fsel f0, f8, f0, f1 fsel f2, f9, f2, f3 fsel f4, f10, f4, f5 fsel f6, f11, f6, f7 fsub f8, f0, f2 fsub f9, f4, f6 fsel f0, f8, f0, f2 fsel f4, f9, f4, f6 fsub f8, f0, f4 fsel f1, f8, f0, f4 .align 4LL(1000): cmpwi cr0, INCX, SIZE bne- cr0, LL(1100) srawi. r0, NN, 3 mtspr CTR, r0 beq- cr0, LL(1050) LFD f24, 0 * SIZE(XX) LFD f25, 1 * SIZE(XX) LFD f26, 2 * SIZE(XX) LFD f27, 3 * SIZE(XX) LFD f28, 4 * SIZE(XX) LFD f29, 5 * SIZE(XX) LFD f30, 6 * SIZE(XX) LFD f31, 7 * SIZE(XX) bdz LL(1020) .align 4LL(1010): fabs f8, f24 fabs f9, f25 fabs f10, f26 fabs f11, f27 LFD f24, 8 * SIZE(XX) LFD f25, 9 * SIZE(XX) LFD f26, 10 * SIZE(XX) LFD f27, 11 * SIZE(XX) fabs f12, f28 fabs f13, f29 fabs f14, f30 fabs f15, f31 LFD f28, 12 * SIZE(XX) LFD f29, 13 * SIZE(XX) LFD f30, 14 * SIZE(XX) LFD f31, 15 * SIZE(XX) addi RET, RET, 1 fcmpu cr0, f1, f8 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f9 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f10 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f11 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f12 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f13 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f14 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f15 beq cr0, LL(9999) addi XX, XX, 8 * SIZE bdnz LL(1010) .align 4LL(1020): fabs f8, f24 fabs f9, f25 fabs f10, f26 fabs f11, f27 fabs f12, f28 fabs f13, f29 fabs f14, f30 fabs f15, f31 addi XX, XX, 8 * SIZE addi RET, RET, 1 fcmpu cr0, f1, f8 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f9 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f10 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f11 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f12 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f13 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f14 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f15 beq cr0, LL(9999) .align 4LL(1050): andi. r0, NN, 7 mtspr CTR, r0 beq LL(9999) .align 4LL(1060): LFD f8, 0 * SIZE(XX) addi XX, XX, 1 * SIZE fabs f8, f8 addi RET, RET, 1 fcmpu cr0, f1, f8 beq cr0, LL(9999) bdnz LL(1060) b LL(9999) .align 4LL(1100): sub XX, XX, INCX srawi. r0, NN, 3 mtspr CTR, r0 beq- LL(1150) LFDUX f24, XX, INCX LFDUX f25, XX, INCX LFDUX f26, XX, INCX LFDUX f27, XX, INCX LFDUX f28, XX, INCX LFDUX f29, XX, INCX LFDUX f30, XX, INCX LFDUX f31, XX, INCX bdz LL(1120) .align 4LL(1110): fabs f8, f24 fabs f9, f25 fabs f10, f26 fabs f11, f27 LFDUX f24, XX, INCX LFDUX f25, XX, INCX LFDUX f26, XX, INCX LFDUX f27, XX, INCX fabs f12, f28 fabs f13, f29 fabs f14, f30 fabs f15, f31 LFDUX f28, XX, INCX LFDUX f29, XX, INCX LFDUX f30, XX, INCX LFDUX f31, XX, INCX addi RET, RET, 1 fcmpu cr0, f1, f8 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f9 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f10 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f11 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f12 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f13 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f14 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f15 beq cr0, LL(9999) bdnz LL(1110) .align 4LL(1120): fabs f8, f24 fabs f9, f25 fabs f10, f26 fabs f11, f27 fabs f12, f28 fabs f13, f29 fabs f14, f30 fabs f15, f31 addi RET, RET, 1 fcmpu cr0, f1, f8 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f9 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f10 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f11 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f12 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f13 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f14 beq cr0, LL(9999) addi RET, RET, 1 fcmpu cr0, f1, f15 beq cr0, LL(9999) .align 4LL(1150): andi. r0, NN, 7 mtspr CTR, r0 beq LL(9999) .align 4LL(1160): LFDUX f8, XX, INCX fabs f8, f8 addi RET, RET, 1 fcmpu cr0, f1, f8 beq cr0, LL(9999) bdnz LL(1160) .align 4LL(9999): lfd f14, 0(SP) lfd f15, 8(SP) lfd f16, 16(SP) lfd f17, 24(SP) lfd f18, 32(SP) lfd f19, 40(SP) lfd f20, 48(SP) lfd f21, 56(SP) lfd f22, 64(SP) lfd f23, 72(SP) lfd f24, 80(SP) lfd f25, 88(SP) lfd f26, 96(SP) lfd f27, 104(SP) lfd f28, 112(SP) lfd f29, 120(SP) lfd f30, 128(SP) lfd f31, 136(SP) addi SP, SP, STACKSIZE blr EPILOGUE
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -