⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 mainsim.h

📁 ml-rsim 多处理器模拟器 支持类bsd操作系统
💻 H
字号:
/* * Copyright (c) 2002 The Board of Trustees of the University of Illinois and *                    William Marsh Rice University * Copyright (c) 2002 The University of Utah * Copyright (c) 2002 The University of Notre Dame du Lac * * All rights reserved. * * Based on RSIM 1.0, developed by: *   Professor Sarita Adve's RSIM research group *   University of Illinois at Urbana-Champaign and     William Marsh Rice University *   http://www.cs.uiuc.edu/rsim and http://www.ece.rice.edu/~rsim/dist.html * ML-RSIM/URSIM extensions by: *   The Impulse Research Group, University of Utah *   http://www.cs.utah.edu/impulse *   Lambert Schaelicke, University of Utah and University of Notre Dame du Lac *   http://www.cse.nd.edu/~lambert *   Mike Parker, University of Utah *   http://www.cs.utah.edu/~map * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal with the Software without restriction, including without * limitation the rights to use, copy, modify, merge, publish, distribute, * sublicense, and/or sell copies of the Software, and to permit persons to * whom the Software is furnished to do so, subject to the following * conditions: * * 1. Redistributions of source code must retain the above copyright notice, *    this list of conditions and the following disclaimers.  * 2. Redistributions in binary form must reproduce the above copyright *    notice, this list of conditions and the following disclaimers in the *    documentation and/or other materials provided with the distribution. * 3. Neither the names of Professor Sarita Adve's RSIM research group, *    the University of Illinois at Urbana-Champaign, William Marsh Rice *    University, nor the names of its contributors may be used to endorse *    or promote products derived from this Software without specific prior *    written permission.  * 4. Neither the names of the ML-RSIM project, the URSIM project, the *    Impulse research group, the University of Utah, the University of *    Notre Dame du Lac, nor the names of its contributors may be used to *    endorse or promote products derived from this software without specific *    prior written permission.  * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS WITH THE SOFTWARE.  */#ifndef __RSIM_MAINSIM_H__#define __RSIM_MAINSIM_H__#ifdef __cplusplus#undef PAGEOFFSET#include <sys/param.h>/* * This explains what to do if you have a load past an ambiguous store if * SPEC_STALL, just don't issue the load if SPEC_LIMBO, issue the load, then * keep it in "limbo" state -- when all previous stores are disambiguated, you * then use the value of the load. If a previous store conflicts, you'll mark * the load as though it had never been issued.  if SPEC_EXCEPT, issue the * load. When it comes back, keep it in LoadQueue, but let its value go on to * subsequent instructions. If all previous stores are disambiguated, remove * the thing from the load queue. If a previous store conflicts, you'll mark * the load as a soft exception  */enum SpecStores { SPEC_STALL, SPEC_LIMBO, SPEC_EXCEPT };/*  * indicate the number of instructions that can be flushed per cycle from * the active list when handling an exception  */extern int soft_rate;extern char fnkernel[MAXPATHLEN];extern char realsimpath[MAXPATHLEN];#endif#ifdef COREFILE#ifdef __cplusplusextern "C"{#endif  extern double YS__Simtime;    /* Current simulation time */  extern double GetSimTime();   /* wrapper function to get simulation time */#ifdef __cplusplus}#endifextern FILE *corefile;          /* corefile for dumping debug information */extern int DEBUG_TIME;          /* time after which debug dump is activated */ #endifextern void ParseConfigFile();  /* parses the configuration file */extern void SetSignalHandler();#endif

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -