demo.v

一些自己编写的verilog代码

// Synthesizable circuit (the "device-under-test")

module Demo (a,b);
	input a;
	output b;

	assign b = ~a;

endmodule