dds.tan.summary
来自「利用FPGA的资源实现任意波形的产生」· SUMMARY 代码 · 共 87 行
SUMMARY
87 行
--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------
Type : Worst-case tsu
Slack : N/A
Required Time : None
Actual Time : 3.800 ns
From : FreInc
To : PhaseAcc:inst|PASTEP[20]
From Clock : --
To Clock : FreDec
Failed Paths : 0
Type : Worst-case tco
Slack : N/A
Required Time : None
Actual Time : 26.600 ns
From : lpm_rom_sin:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[0]
To : toda[7]
From Clock : CLK
To Clock : --
Failed Paths : 0
Type : Worst-case tpd
Slack : N/A
Required Time : None
Actual Time : 23.000 ns
From : PathSel[1]
To : toda[7]
From Clock : --
To Clock : --
Failed Paths : 0
Type : Worst-case th
Slack : N/A
Required Time : None
Actual Time : 3.100 ns
From : FreDec
To : PhaseAcc:inst|PASTEP[23]
From Clock : --
To Clock : FreInc
Failed Paths : 0
Type : Clock Setup: 'CLK'
Slack : N/A
Required Time : None
Actual Time : 147.06 MHz ( period = 6.800 ns )
From : PhaseAcc:inst|PAREG[22]
To : lpm_rom_sanjiao:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[2]~reg_ra4
From Clock : CLK
To Clock : CLK
Failed Paths : 0
Type : Clock Setup: 'FreDec'
Slack : N/A
Required Time : None
Actual Time : 178.57 MHz ( period = 5.600 ns )
From : PhaseAcc:inst|PASTEP[7]
To : PhaseAcc:inst|PASTEP[23]
From Clock : FreDec
To Clock : FreDec
Failed Paths : 0
Type : Clock Setup: 'FreInc'
Slack : N/A
Required Time : None
Actual Time : 178.57 MHz ( period = 5.600 ns )
From : PhaseAcc:inst|PASTEP[7]
To : PhaseAcc:inst|PASTEP[23]
From Clock : FreInc
To Clock : FreInc
Failed Paths : 0
Type : Total number of failed paths
Slack :
Required Time :
Actual Time :
From :
To :
From Clock :
To Clock :
Failed Paths : 0
--------------------------------------------------------------------------------------
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?