📄 boot.lis
字号:
0010 I2C_SCR_ACK: equ 10h ; MASK: ACK the last byte (RW)
0008 I2C_SCR_ADDR: equ 08h ; MASK: Address rcv'd is Slave address (RC)
0004 I2C_SCR_XMIT: equ 04h ; MASK: Set transfer to tranmit mode (RW)
0002 I2C_SCR_LRB: equ 02h ; MASK: Last recieved bit (RC)
0001 I2C_SCR_BYTECOMPLETE: equ 01h ; MASK: Transfer of byte complete (RC)
0000
00D8 I2C_DR: equ D8h ; I2C Data Register (RW)
0000
00D9 I2C_MSCR: equ D9h ; I2C Master Status and Control Register (#)
0008 I2C_MSCR_BUSY: equ 08h ; MASK: I2C Busy (Start detected) (R)
0004 I2C_MSCR_MODE: equ 04h ; MASK: Start has been generated (R)
0002 I2C_MSCR_RESTART: equ 02h ; MASK: Generate a Restart condition (RW)
0001 I2C_MSCR_START: equ 01h ; MASK: Generate a Start condition (RW)
0000
0000 ;------------------------------------------------
0000 ; System and Global Resource Registers
0000 ;------------------------------------------------
00DA INT_CLR0: equ DAh ; Interrupt Clear Register 0 (RW)
0000 ; Use INT_MSK0 bit field masks
00DB INT_CLR1: equ DBh ; Interrupt Clear Register 1 (RW)
0000 ; Use INT_MSK1 bit field masks
00DD INT_CLR3: equ DDh ; Interrupt Clear Register 3 (RW)
0000 ; Use INT_MSK3 bit field masks
0000
00DE INT_MSK3: equ DEh ; I2C and Software Mask Register (RW)
0080 INT_MSK3_ENSWINT: equ 80h ; MASK: enable/disable SW interrupt
0001 INT_MSK3_I2C: equ 01h ; MASK: enable/disable I2C interrupt
0000
00E0 INT_MSK0: equ E0h ; General Interrupt Mask Register (RW)
0080 INT_MSK0_VC3: equ 80h ; MASK: enable/disable VC3 interrupt
0040 INT_MSK0_SLEEP: equ 40h ; MASK: enable/disable sleep interrupt
0020 INT_MSK0_GPIO: equ 20h ; MASK: enable/disable GPIO interrupt
0010 INT_MSK0_ACOLUMN_3: equ 10h ; MASK: enable/disable Analog col 3 interrupt
0008 INT_MSK0_ACOLUMN_2: equ 08h ; MASK: enable/disable Analog col 2 interrupt
0004 INT_MSK0_ACOLUMN_1: equ 04h ; MASK: enable/disable Analog col 1 interrupt
0002 INT_MSK0_ACOLUMN_0: equ 02h ; MASK: enable/disable Analog col 0 interrupt
0001 INT_MSK0_VOLTAGE_MONITOR: equ 01h ; MASK: enable/disable Volts interrupt
0000
00E1 INT_MSK1: equ E1h ; Digital PSoC block Mask Register (RW)
0080 INT_MSK1_DCB13: equ 80h ; MASK: enable/disable DCB13 block interrupt
0040 INT_MSK1_DCB12: equ 40h ; MASK: enable/disable DCB12 block interrupt
0020 INT_MSK1_DBB11: equ 20h ; MASK: enable/disable DBB11 block interrupt
0010 INT_MSK1_DBB10: equ 10h ; MASK: enable/disable DBB10 block interrupt
0008 INT_MSK1_DCB03: equ 08h ; MASK: enable/disable DCB03 block interrupt
0004 INT_MSK1_DCB02: equ 04h ; MASK: enable/disable DCB02 block interrupt
0002 INT_MSK1_DBB01: equ 02h ; MASK: enable/disable DBB01 block interrupt
0001 INT_MSK1_DBB00: equ 01h ; MASK: enable/disable DBB00 block interrupt
0000
00E2 INT_VC: equ E2h ; Interrupt vector register (RC)
00E3 RES_WDT: equ E3h ; Watch Dog Timer Register (W)
0000
0000 ; DECIMATOR Registers
00E4 DEC_DH: equ E4h ; Data Register (high byte) (RC)
00E5 DEC_DL: equ E5h ; Data Register ( low byte) (RC)
00E6 DEC_CR0: equ E6h ; Data Control Register 0 (RW)
00E7 DEC_CR1: equ E7h ; Data Control Register 1 (RW)
0000
0000 ; Multiplier and MAC (Multiply/Accumulate) Unit
00E8 MUL_X: equ E8h ; Multiplier X Register (write) (W)
00E9 MUL_Y: equ E9h ; Multiplier Y Register (write) (W)
00EA MUL_DH: equ EAh ; Multiplier Result Data (high byte read) (R)
00EB MUL_DL: equ EBh ; Multiplier Result Data ( low byte read) (R)
00EC MAC_X: equ ECh ; write = MAC X register [also see ACC_DR1]
00EC ACC_DR1: equ MAC_X ; read = MAC Accumulator, byte 1 (RW)
00ED MAC_Y: equ EDh ; write = MAC Y register [also see ACC_DR0]
00ED ACC_DR0: equ MAC_Y ; read = MAC Accumulator, byte 0 (RW)
00EE MAC_CL0: equ EEh ; write = MAC Clear Accum [also see ACC_DR3]
00EE ACC_DR3: equ MAC_CL0 ; read = MAC Accumulator, byte 3 (RW)
00EF MAC_CL1: equ EFh ; write = MAC Clear Accum [also see ACC_DR2]
00EF ACC_DR2: equ MAC_CL1 ; read = MAC Accumulator, byte 2 (RW)
0000
0000 ;------------------------------------------------------
0000 ; System Status and Control Registers
0000 ;
0000 ; Note: The following registers are mapped into both
0000 ; register bank 0 AND register bank 1.
0000 ;------------------------------------------------------
00FE CPU_SCR1: equ FEh ; CPU Status and Control Register #1 (#)
0008 CPU_SCR1_ECO_ALWD_WR: equ 08h ; MASK: flag, ECO allowed has been written
0004 CPU_SCR1_ECO_ALLOWED: equ 04h ; MASK: ECO allowed to be enabled
0001 CPU_SCR1_IRAMDIS: equ 01h ; MASK: Disable RAM initialization on WDR
0000
00FF CPU_SCR0: equ FFh ; CPU Status and Control Register #2 (#)
0080 CPU_SCR0_GIE_MASK: equ 80h ; MASK: Global Interrupt Enable shadow
0020 CPU_SCR0_WDRS_MASK: equ 20h ; MASK: Watch Dog Timer Reset
0010 CPU_SCR0_PORS_MASK: equ 10h ; MASK: power-on reset bit PORS
0008 CPU_SCR0_SLEEP_MASK: equ 08h ; MASK: Enable Sleep
0001 CPU_SCR0_STOP_MASK: equ 01h ; MASK: Halt CPU bit
0000
0000
0000 ;;=============================================================================
0000 ;; Register Space, Bank 1
0000 ;;=============================================================================
0000
0000 ;------------------------------------------------
0000 ; Port Registers
0000 ; Note: Also see this address range in Bank 0.
0000 ;------------------------------------------------
0000 ; Port 0
0000 PRT0DM0: equ 00h ; Port 0 Drive Mode 0 (RW)
0001 PRT0DM1: equ 01h ; Port 0 Drive Mode 1 (RW)
0002 PRT0IC0: equ 02h ; Port 0 Interrupt Control 0 (RW)
0003 PRT0IC1: equ 03h ; Port 0 Interrupt Control 1 (RW)
0000
0000 ; Port 1
0004 PRT1DM0: equ 04h ; Port 1 Drive Mode 0 (RW)
0005 PRT1DM1: equ 05h ; Port 1 Drive Mode 1 (RW)
0006 PRT1IC0: equ 06h ; Port 1 Interrupt Control 0 (RW)
0007 PRT1IC1: equ 07h ; Port 1 Interrupt Control 1 (RW)
0000
0000 ; Port 2
0008 PRT2DM0: equ 08h ; Port 2 Drive Mode 0 (RW)
0009 PRT2DM1: equ 09h ; Port 2 Drive Mode 1 (RW)
000A PRT2IC0: equ 0Ah ; Port 2 Interrupt Control 0 (RW)
000B PRT2IC1: equ 0Bh ; Port 2 Interrupt Control 1 (RW)
0000
0000 ; Port 3
000C PRT3DM0: equ 0Ch ; Port 3 Drive Mode 0 (RW)
000D PRT3DM1: equ 0Dh ; Port 3 Drive Mode 1 (RW)
000E PRT3IC0: equ 0Eh ; Port 3 Interrupt Control 0 (RW)
000F PRT3IC1: equ 0Fh ; Port 3 Interrupt Control 1 (RW)
0000
0000 ; Port 4
0010 PRT4DM0: equ 10h ; Port 4 Drive Mode 0 (RW)
0011 PRT4DM1: equ 11h ; Port 4 Drive Mode 1 (RW)
0012 PRT4IC0: equ 12h ; Port 4 Interrupt Control 0 (RW)
0013 PRT4IC1: equ 13h ; Port 4 Interrupt Control 1 (RW)
0000
0000 ; Port 5
0014 PRT5DM0: equ 14h ; Port 5 Drive Mode 0 (RW)
0015 PRT5DM1: equ 15h ; Port 5 Drive Mode 1 (RW)
0016 PRT5IC0: equ 16h ; Port 5 Interrupt Control 0 (RW)
0017 PRT5IC1: equ 17h ; Port 5 Interrupt Control 1 (RW)
0000
0000 ;------------------------------------------------
0000 ; Digital PSoC(tm) block Registers
0000 ; Note: Also see this address range in Bank 0.
0000 ;------------------------------------------------
0000
0000 ; Digital PSoC block 00, Basic Type B
0020 DBB00FN: equ 20h ; Function Register (RW)
0021 DBB00IN: equ 21h ; Input Register (RW)
0022 DBB00OU: equ 22h ; Output Register (RW)
0000
0000 ; Digital PSoC block 01, Basic Type B
0024 DBB01FN: equ 24h ; Function Register (RW)
0025 DBB01IN: equ 25h ; Input Register (RW)
0026 DBB01OU: equ 26h ; Output Register (RW)
0000
0000 ; Digital PSoC block 02, Communications Type B
0028 DCB02FN: equ 28h ; Function Register (RW)
0029 DCB02IN: equ 29h ; Input Register (RW)
002A DCB02OU: equ 2Ah ; Output Register (RW)
0000
0000 ; Digital PSoC block 03, Communications Type B
002C DCB03FN: equ 2Ch ; Function Register (RW)
002D DCB03IN: equ 2Dh ; Input Register (RW)
002E DCB03OU: equ 2Eh ; Output Register (RW)
0000
0000 ; Digital PSoC block 10, Basic Type B
0030 DBB10FN: equ 30h ; Function Register (RW)
0031 DBB10IN: equ 31h ; Input Register (RW)
0032 DBB10OU: equ 32h ; Output Register (RW)
0000
0000 ; Digital PSoC block 11, Basic Type B
0034 DBB11FN: equ 34h ; Function Register (RW)
0035 DBB11IN: equ 35h ; Input Register (RW)
0036 DBB11OU: equ 36h ; Output Register (RW)
0000
0000 ; Digital PSoC block 12, Communications Type B
0038 DCB12FN: equ 38h ; Function Register (RW)
0039 DCB12IN: equ 39h ; Input Register (RW)
003A DCB12OU: equ 3Ah ; Output Register (RW)
0000
0000 ; Digital PSoC block 13, Communications Type B
003C DCB13FN: equ 3Ch ; Function Register (RW)
003D DCB13IN: equ 3Dh ; Input Register (RW)
003E DCB13OU: equ 3Eh ; Output Register (RW)
0000
0000 ;------------------------------------------------
0000 ; System and Global Resource Registers
0000 ; Note: Also see this address range in Bank 0.
0000 ;------------------------------------------------
0000
0060 CLK_CR0: equ 60h ; Analog Column Clock Select Register 0 (RW)
00C0 CLK_CR0_ACOLUMN_3: equ C0h ; MASK: Specify clock for analog cloumn
0030 CLK_CR0_ACOLUMN_2: equ 30h ; MASK: Specify clock for analog cloumn
000C CLK_CR0_ACOLUMN_1: equ 0Ch ; MASK: Specify clock for analog cloumn
0003 CLK_CR0_ACOLUMN_0: equ 03h ; MASK: Specify clock for analog cloumn
0000
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -