⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 equizer4.mdl

📁 HART协议的均衡器设计 DCT LMS 设计 + 位同步设计
💻 MDL
📖 第 1 页 / 共 5 页
字号:
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "uref"
	      SrcPort		      1
	      Points		      [120, 0]
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "u"
	      SrcPort		      1
	      Points		      [120, 0]
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fin"
	      SrcPort		      1
	      Points		      [120, 0]
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "uin"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      4
	    }
	    Line {
	      Name		      "fout"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      3
	      DstBlock		      "fout"
	      DstPort		      1
	    }
	    Line {
	      Name		      "uout"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      4
	      DstBlock		      "uout"
	      DstPort		      1
	    }
	    Line {
	      Name		      "wout"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      5
	      DstBlock		      "wout"
	      DstPort		      1
	    }
	    Line {
	      Name		      "dltan"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      6
	      Points		      [0, -10]
	      DstBlock		      "dltan"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "win"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "dltal"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      6
	    }
	  }
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay"
	  Position		  [140, 318, 175, 352]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  X0			  "[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 "
"0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0"
" 0 0 0 0]"
	  SampleTime		  "-1"
	  StateIdentifier	  "wstate"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay1"
	  Position		  [140, 273, 175, 307]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  X0			  "[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0  ]"
	  SampleTime		  "-1"
	  StateIdentifier	  "ustate"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay2"
	  Position		  [140, 168, 175, 202]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  X0			  "[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]"
	  SampleTime		  "-1"
	  StateIdentifier	  "ustate"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "Unit Delay3"
	  Position		  [145, 223, 180, 257]
	  Orientation		  "left"
	  NamePlacement		  "alternate"
	  X0			  "[0 0 0 0 0 0 0 0  0 0 0 0 0 0 0 0 ]"
	  SampleTime		  "-1"
	  StateIdentifier	  "ustate"
	}
	Block {
	  BlockType		  Outport
	  Name			  "y"
	  Position		  [220, 35, 250, 49]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Unit Delay1"
	  SrcPort		  1
	  Points		  [-90, 0; 0, -205]
	  DstBlock		  "Embedded\nMATLAB Function1"
	  DstPort		  4
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Embedded\nMATLAB Function1"
	  SrcPort		  5
	  Points		  [20, 0; 0, 65]
	  DstBlock		  "Unit Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay2"
	  SrcPort		  1
	  Points		  [-35, 0]
	  DstBlock		  "Embedded\nMATLAB Function1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Unit Delay"
	  SrcPort		  1
	  Points		  [-105, 0; 0, -265]
	  DstBlock		  "Embedded\nMATLAB Function1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Embedded\nMATLAB Function1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 210]
	  DstBlock		  "Unit Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Embedded\nMATLAB Function1"
	  SrcPort		  2
	  Points		  [50, 0; 0, 275]
	  DstBlock		  "Unit Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Embedded\nMATLAB Function1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 140]
	  DstBlock		  "Unit Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Unit Delay3"
	  SrcPort		  1
	  Points		  [-60, 0; 0, -140]
	  DstBlock		  "Embedded\nMATLAB Function1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "uref"
	  SrcPort		  1
	  DstBlock		  "Embedded\nMATLAB Function1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Embedded\nMATLAB Function1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  "Embedded\nMATLAB Function1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Digital\nFilter Design"
      Ports		      [1, 1]
      Position		      [430, 159, 470, 191]
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "dsparch4/Digital\nFilter Design"
      SourceType	      "Digital Filter Design"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      mwdsp_browser_bugfix_var off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Embedded\nMATLAB Function"
      Ports		      [1, 3]
      Position		      [130, 301, 185, 349]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Array {
	Type			"Handle"
	Dimension		0
	PropName		"AvailSigsLoadSave"
      }
      MaskHideContents	      off
      MaskType		      "Stateflow"
      MaskDescription	      "Embedded MATLAB block"
      MaskDisplay	      "disp('graycode');"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Embedded\nMATLAB Function"
	Location		[257, 457, 812, 717]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "u"
	  Position		  [20, 101, 40, 119]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  Ports			  [1, 1]
	  Position		  [270, 210, 320, 250]
	  Outputs		  "1"
	}
	Block {
	  BlockType		  "S-Function"
	  Name			  " SFunction "
	  Tag			  "Stateflow S-Function equizer4 2"
	  Ports			  [1, 4]
	  Position		  [180, 102, 230, 203]
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[1 4]"
	  Port {
	    PortNumber		    2
	    Name		    "phi"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "I"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "Q"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  Position		  [460, 221, 480, 239]
	}
	Block {
	  BlockType		  Outport
	  Name			  "phi"
	  Position		  [460, 101, 480, 119]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  Position		  [460, 136, 480, 154]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  Position		  [460, 171, 480, 189]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  Points		  [0, 115]
	  DstBlock		  " Demux "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "u"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  Name			  "phi"
	  Labels		  [0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "phi"
	  DstPort		  1
	}
	Line {
	  Name			  "I"
	  Labels		  [0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  3
	  DstBlock		  "I"
	  DstPort		  1
	}
	Line {
	  Name			  "Q"
	  Labels		  [0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  4
	  DstBlock		  "Q"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Filter Designs\nLibrary Link"
      Ports		      []
      Position		      [140, 98, 220, 142]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      SourceBlock	      "commfilt2/Filter Designs\nLibrary Link"
      SourceType	      "Link to Filter Designs Library"
      ShowPortLabels	      on
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      myFiltDesignsParam      "0"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      Position		      [485, 160, 515, 190]
      Gain		      "1.40"
      ParameterDataTypeMode   "Inherit via internal rule"
      OutDataTypeMode	      "Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      Position		      [850, 195, 880, 225]
      ForegroundColor	      "[0.000000, 0.250980, 0.250980]"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "2"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain2"
      Position		      [840, 165, 870, 195]
      ForegroundColor	      "[0.000000, 0.250980, 0.250980]"
      DropShadow	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay"
      Ports		      [1, 1]
      Position		      [500, 108, 535, 142]
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "Integer Delay1"
      Ports		      [1, 1]
      Position		      [555, 558, 590, 592]
      SourceBlock	      "simulink/Discrete/Integer Delay"
      SourceType	      "Integer Delay"
      vinit		      "0.0"
      samptime		      "-1"
      NumDelays		      "4.95"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      Ports		      [2, 1]
      Position		      [780, 96, 785, 134]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      Ports		      [2, 1]
      Position		      [910, 526, 915, 564]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Product
      Name		      "Product"
      Ports		      [2, 1]
      Position		      [320, 252, 350, 283]
      ShowName		      off
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Product
      Name		      "Product1"
      Ports		      [2, 1]
      Position		      [325, 347, 355, 378]
      ShowName		      off
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Reference
      Name		      "Raised Cosine\nTransmit Filter6"
      Ports		      [1, 1]
      Position		      [240, 242, 280, 288]
      LinkData {
	BlockName		"Check Signal\nAttributes"
	DialogParameters {

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -