📄 led.v
字号:
module led(qout,clk,led);
input [3:0]qout;
input clk;
output [6:0]led;
reg [6:0]led;
always @(posedge clk)
begin
case(qout)
0:begin led=7'b0000001;end
1:begin led=7'b1001111;end
2:begin led=7'b0010010;end
3:begin led=7'b0000110;end
4:begin led=7'b1001100;end
5:begin led=7'b0100100;end
6:begin led=7'b0100000;end
7:begin led=7'b0001111;end
8:begin led=7'b0000000;end
9:begin led=7'b0000100;end
default: begin led=7'b0000001;end
endcase
end
endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -