📄 miniter.rpt
字号:
| | | | | | +------------------- LC23 B2
| | | | | | | +----------------- LC22 B3
| | | | | | | | +--------------- LC24 ckhour
| | | | | | | | | +------------- LC28 |lpm_add_sub:219|addcore:adder|addcore:adder0|result_node2
| | | | | | | | | | +----------- LC26 |lpm_add_sub:219|addcore:adder|addcore:adder0|result_node3
| | | | | | | | | | | +--------- LC32 |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node0
| | | | | | | | | | | | +------- LC31 |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node1
| | | | | | | | | | | | | +----- LC30 |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node2
| | | | | | | | | | | | | | +--- LC25 |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node3
| | | | | | | | | | | | | | | +- LC20 ~154~1
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Other LABs fed by signals
| | | | | | | | | | | | | | | | that feed LAB 'B'
LC | | | | | | | | | | | | | | | | | A B | Logic cells that feed LAB 'B':
LC17 -> * - - - - - - - - * * - - - - - | * * | <-- A0
LC18 -> - - - - - - - - - * * - - - - - | * * | <-- A1
LC27 -> - - - - - - - - - * * - - - - - | - * | <-- A2
LC29 -> - - - - - - - - - - * - - - - - | - * | <-- A3
LC19 -> - - - - * * * * * - - * * * * * | - * | <-- B0
LC21 -> - - - - - * * * * - - - * * * * | - * | <-- B1
LC23 -> - - - - - * * * * - - - - * * * | - * | <-- B2
LC22 -> - - - - - * * * * - - - - - * * | - * | <-- B3
LC24 -> - - - - - - - - * - - - - - - - | - * | <-- ckhour
LC28 -> * - * * - * * * * - - - - - - * | - * | <-- |lpm_add_sub:219|addcore:adder|addcore:adder0|result_node2
LC26 -> * * * * * * * * * - - - - - - * | - * | <-- |lpm_add_sub:219|addcore:adder|addcore:adder0|result_node3
LC32 -> - - - - - - - - - - - - - - - * | - * | <-- |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node0
LC31 -> - - - - - * - - - - - - - - - - | - * | <-- |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node1
LC30 -> - - - - - - * - - - - - - - - - | - * | <-- |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node2
LC25 -> - - - - - - - * - - - - - - - - | - * | <-- |lpm_add_sub:220|addcore:adder|addcore:adder0|result_node3
LC20 -> - - - - * - - - - - - - - - - - | - * | <-- ~154~1
Pin
4 -> * * * * * * * * * - - - - - - - | - * | <-- ckmin
5 -> * * * * * * * * * - - * * * * * | - * | <-- Rest
6 -> * * * * * * * * * - - - - - - - | - * | <-- setminter
LC4 -> * * - * - * * * * - - - - - - * | - * | <-- |lpm_add_sub:219|addcore:adder|addcore:adder0|result_node1
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
Device-Specific Information: e:\shiyan\miniter.rpt
miniter
** EQUATIONS **
ckmin : INPUT;
Rest : INPUT;
setminter : INPUT;
-- Node name is 'A0' = ':201'
-- Equation name is 'A0', type is output
A0 = DFFE( _EQ001 $ GND, _EQ002, VCC, VCC, VCC);
_EQ001 = !A0 & !_LC004 & !_LC028 & Rest
# !A0 & !_LC026 & Rest;
_EQ002 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'A1' = ':200'
-- Equation name is 'A1', type is output
A1 = DFFE( _EQ003 $ GND, _EQ004, VCC, VCC, VCC);
_EQ003 = _LC004 & !_LC026 & Rest;
_EQ004 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'A2' = ':199'
-- Equation name is 'A2', type is output
A2 = DFFE( _EQ005 $ GND, _EQ006, VCC, VCC, VCC);
_EQ005 = !_LC026 & _LC028 & Rest;
_EQ006 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'A3' = ':198'
-- Equation name is 'A3', type is output
A3 = DFFE( _EQ007 $ GND, _EQ008, VCC, VCC, VCC);
_EQ007 = !_LC004 & _LC026 & !_LC028 & Rest;
_EQ008 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'B0' = ':158'
-- Equation name is 'B0', type is output
B0 = DFFE( _EQ009 $ VCC, _EQ010, VCC, VCC, VCC);
_EQ009 = !_LC020 & _X002;
_X002 = EXP( B0 & !_LC026 & Rest);
_EQ010 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'B1' = ':157'
-- Equation name is 'B1', type is output
B1 = DFFE( _EQ011 $ VCC, _EQ012, VCC, VCC, VCC);
_EQ011 = _X003 & _X004 & _X005 & _X006 & _X007 & _X008;
_X003 = EXP(!B0 & !B1 & !B3 & _LC026 & _LC028 & _LC031 & Rest);
_X004 = EXP(!B0 & !B1 & !B3 & _LC004 & _LC026 & !_LC028 & _LC031 & Rest);
_X005 = EXP(!B2 & !B3 & _LC004 & _LC026 & !_LC028 & _LC031 & Rest);
_X006 = EXP(!B2 & !B3 & _LC026 & _LC028 & _LC031 & Rest);
_X007 = EXP( B1 & !_LC004 & !_LC028 & Rest);
_X008 = EXP( B1 & !_LC026 & Rest);
_EQ012 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'B2' = ':156'
-- Equation name is 'B2', type is output
B2 = DFFE( _EQ013 $ GND, _EQ014, VCC, VCC, VCC);
_EQ013 = !B2 & !B3 & _LC026 & _LC030 & Rest & _X009
# !B0 & !B1 & B2 & !B3 & _LC030 & Rest
# B2 & !_LC004 & !_LC028 & Rest
# B2 & !_LC026 & Rest;
_X009 = EXP(!_LC004 & !_LC028);
_EQ014 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'B3' = ':155'
-- Equation name is 'B3', type is output
B3 = DFFE( _EQ015 $ GND, _EQ016, VCC, VCC, VCC);
_EQ015 = !B0 & !B1 & !B3 & _LC025 & _LC026 & Rest & _X009
# !B2 & !B3 & _LC025 & _LC026 & Rest & _X009
# B3 & !_LC004 & !_LC028 & Rest
# B3 & !_LC026 & Rest;
_X009 = EXP(!_LC004 & !_LC028);
_EQ016 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is 'ckhour' = ':218'
-- Equation name is 'ckhour', type is output
ckhour = DFFE( _EQ017 $ GND, _EQ018, VCC, VCC, VCC);
_EQ017 = B2 & _LC004 & _LC026 & Rest & _X010
# B2 & _LC026 & _LC028 & Rest & _X010
# B3 & _LC026 & Rest & _X009
# ckhour & !Rest;
_X010 = EXP(!B0 & !B1);
_X009 = EXP(!_LC004 & !_LC028);
_EQ018 = _X001;
_X001 = EXP(!ckmin & !setminter);
-- Node name is '|lpm_add_sub:219|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC004', type is buried
_LC004 = LCELL(!A1 $ !A0);
-- Node name is '|lpm_add_sub:219|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC028', type is buried
_LC028 = LCELL( A2 $ _EQ019);
_EQ019 = A0 & A1;
-- Node name is '|lpm_add_sub:219|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC026', type is buried
_LC026 = LCELL( A3 $ _EQ020);
_EQ020 = A0 & A1 & A2;
-- Node name is '|lpm_add_sub:220|addcore:adder|addcore:adder0|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC032', type is buried
_LC032 = LCELL( _EQ021 $ VCC);
_EQ021 = B0 & Rest;
-- Node name is '|lpm_add_sub:220|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC031', type is buried
_LC031 = LCELL( _EQ022 $ Rest);
_EQ022 = B0 & B1 & Rest
# !B0 & !B1 & Rest;
-- Node name is '|lpm_add_sub:220|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC030', type is buried
_LC030 = LCELL( _EQ023 $ Rest);
_EQ023 = B0 & B1 & B2 & Rest
# !B0 & !B2 & Rest
# !B1 & !B2 & Rest;
-- Node name is '|lpm_add_sub:220|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried
_LC025 = LCELL( _EQ024 $ _EQ025);
_EQ024 = B3 & Rest;
_EQ025 = B0 & B1 & B2 & Rest;
-- Node name is '~154~1'
-- Equation name is '~154~1', location is LC020, type is buried.
-- synthesized logic cell
_LC020 = LCELL( _EQ026 $ GND);
_EQ026 = !B0 & !B1 & !B3 & _LC004 & _LC026 & !_LC028 & _LC032 & Rest
# !B0 & !B1 & !B3 & _LC026 & _LC028 & _LC032 & Rest
# !B2 & !B3 & _LC004 & _LC026 & !_LC028 & _LC032 & Rest
# !B2 & !B3 & _LC026 & _LC028 & _LC032 & Rest
# B0 & !_LC004 & !_LC028 & Rest;
-- Shareable expanders that are duplicated in multiple LABs:
-- (none)
Project Information e:\shiyan\miniter.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Standard
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'MAX7000S' family
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
PARALLEL_EXPANDERS = off
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SOFT_BUFFER_INSERTION = on
SUBFACTOR_EXTRACTION = on
TURBO_BIT = on
XOR_SYNTHESIS = on
IGNORE_SOFT_BUFFERS = off
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
One-Hot State Machine Encoding = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:01
Fitter 00:00:00
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:01
Memory Allocated
-----------------
Peak memory allocated during compilation = 4,137K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -