⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 de2_tv.tan.qmsg

📁 DE2_TV_m_write.rar是用来去处抖动的
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' 1389 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' along 1389 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "OSC_50 register avl_m_w:DUT\|cpu_0:the_cpu_0\|d_write register avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|m_address\[31\] -13.444 ns " "Info: Slack time is -13.444 ns for clock \"OSC_50\" between source register \"avl_m_w:DUT\|cpu_0:the_cpu_0\|d_write\" and destination register \"avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|m_address\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.523 ns + Largest register register " "Info: + Largest register to register requirement is 2.523 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.784 ns + " "Info: + Setup relationship between source and destination is 2.784 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination OSC_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"OSC_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.216 ns " "Info: - Launch edge is 7.216 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.784 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.784 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns + Largest " "Info: + Largest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 3.225 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 3.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "DE2_TV.v" "" { Text "D:/DE2_TV_m_write/DE2_TV.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 1470 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G2; Fanout = 1470; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "DE2_TV.v" "" { Text "D:/DE2_TV_m_write/DE2_TV.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.666 ns) 3.225 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|m_address\[31\] 3 REG LCFF_X27_Y20_N31 3 " "Info: 3: + IC(1.210 ns) + CELL(0.666 ns) = 3.225 ns; Loc. = LCFF_X27_Y20_N31; Fanout = 3; REG Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|m_address\[31\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.07 % ) " "Info: Total cell delay = 1.776 ns ( 55.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 44.93 % ) " "Info: Total interconnect delay = 1.449 ns ( 44.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { OSC_50 OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.225 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } { 0.000ns 0.000ns 0.239ns 1.210ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 3.222 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 3.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/70/quartus/libraries/megafunctions/altpll.tdf" 868 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.000 ns) 1.382 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 3138 " "Info: 2: + IC(1.382 ns) + CELL(0.000 ns) = 1.382 ns; Loc. = CLKCTRL_G3; Fanout = 3138; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/70/quartus/libraries/megafunctions/altpll.tdf" 868 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.666 ns) 3.222 ns avl_m_w:DUT\|cpu_0:the_cpu_0\|d_write 3 REG LCFF_X21_Y11_N15 17 " "Info: 3: + IC(1.174 ns) + CELL(0.666 ns) = 3.222 ns; Loc. = LCFF_X21_Y11_N15; Fanout = 17; REG Node = 'avl_m_w:DUT\|cpu_0:the_cpu_0\|d_write'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.840 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } "NODE_NAME" } } { "cpu_0.v" "" { Text "D:/DE2_TV_m_write/cpu_0.v" 4146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 20.67 % ) " "Info: Total cell delay = 0.666 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 79.33 % ) " "Info: Total interconnect delay = 2.556 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } { 0.000ns 1.382ns 1.174ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { OSC_50 OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.225 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } { 0.000ns 0.000ns 0.239ns 1.210ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } { 0.000ns 1.382ns 1.174ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "cpu_0.v" "" { Text "D:/DE2_TV_m_write/cpu_0.v" 4146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { OSC_50 OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.225 ns" { OSC_50 OSC_50~combout OSC_50~clkctrl avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address[31] } { 0.000ns 0.000ns 0.239ns 1.210ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "3.222 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl avl_m_w:DUT|cpu_0:the_cpu_0|d_write } { 0.000ns 1.382ns 1.174ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.967 ns - Longest register register " "Info: - Longest register to register delay is 15.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avl_m_w:DUT\|cpu_0:the_cpu_0\|d_write 1 REG LCFF_X21_Y11_N15 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N15; Fanout = 17; REG Node = 'avl_m_w:DUT\|cpu_0:the_cpu_0\|d_write'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { avl_m_w:DUT|cpu_0:the_cpu_0|d_write } "NODE_NAME" } } { "cpu_0.v" "" { Text "D:/DE2_TV_m_write/cpu_0.v" 4146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.370 ns) 1.556 ns avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|cpu_0_data_master_qualified_request_sdram_0_s1~196 2 COMB LCCOMB_X22_Y11_N16 1 " "Info: 2: + IC(1.186 ns) + CELL(0.370 ns) = 1.556 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 1; COMB Node = 'avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|cpu_0_data_master_qualified_request_sdram_0_s1~196'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { avl_m_w:DUT|cpu_0:the_cpu_0|d_write avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~196 } "NODE_NAME" } } { "avl_m_w.v" "" { Text "D:/DE2_TV_m_write/avl_m_w.v" 2164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.615 ns) 2.595 ns avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|cpu_0_data_master_qualified_request_sdram_0_s1~198 3 COMB LCCOMB_X22_Y11_N26 1 " "Info: 3: + IC(0.424 ns) + CELL(0.615 ns) = 2.595 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 1; COMB Node = 'avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|cpu_0_data_master_qualified_request_sdram_0_s1~198'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~196 avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~198 } "NODE_NAME" } } { "avl_m_w.v" "" { Text "D:/DE2_TV_m_write/avl_m_w.v" 2164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.206 ns) 3.823 ns avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|cpu_0_data_master_qualified_request_sdram_0_s1 4 COMB LCCOMB_X20_Y11_N2 6 " "Info: 4: + IC(1.022 ns) + CELL(0.206 ns) = 3.823 ns; Loc. = LCCOMB_X20_Y11_N2; Fanout = 6; COMB Node = 'avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|cpu_0_data_master_qualified_request_sdram_0_s1'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1~198 avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1 } "NODE_NAME" } } { "avl_m_w.v" "" { Text "D:/DE2_TV_m_write/avl_m_w.v" 2164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.596 ns) 4.817 ns avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|Add2~126 5 COMB LCCOMB_X20_Y11_N12 2 " "Info: 5: + IC(0.398 ns) + CELL(0.596 ns) = 4.817 ns; Loc. = LCCOMB_X20_Y11_N12; Fanout = 2; COMB Node = 'avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|Add2~126'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|cpu_0_data_master_qualified_request_sdram_0_s1 avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|Add2~126 } "NODE_NAME" } } { "avl_m_w.v" "" { Text "D:/DE2_TV_m_write/avl_m_w.v" 2529 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.323 ns avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|Add2~127 6 COMB LCCOMB_X20_Y11_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.323 ns; Loc. = LCCOMB_X20_Y11_N14; Fanout = 2; COMB Node = 'avl_m_w:DUT\|sdram_0_s1_arbitrator:the_sdram_0_s1\|Add2~127'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|Add2~126 avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|Add2~127 } "NODE_NAME" } } { "avl_m_w.v" "" { Text "D:/DE2_TV_m_write/avl_m_w.v" 2529 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 6.088 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|rdreq~34 7 COMB LCCOMB_X20_Y11_N22 10 " "Info: 7: + IC(0.395 ns) + CELL(0.370 ns) = 6.088 ns; Loc. = LCCOMB_X20_Y11_N22; Fanout = 10; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|rdreq~34'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { avl_m_w:DUT|sdram_0_s1_arbitrator:the_sdram_0_s1|Add2~127 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|rdreq~34 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.677 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Selector0~23 8 COMB LCCOMB_X20_Y11_N30 58 " "Info: 8: + IC(0.383 ns) + CELL(0.206 ns) = 6.677 ns; Loc. = LCCOMB_X20_Y11_N30; Fanout = 58; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Selector0~23'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|rdreq~34 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Selector0~23 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.202 ns) 9.546 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|m_address~683 9 COMB LCCOMB_X28_Y21_N0 2 " "Info: 9: + IC(2.667 ns) + CELL(0.202 ns) = 9.546 ns; Loc. = LCCOMB_X28_Y21_N0; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|m_address~683'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Selector0~23 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address~683 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.596 ns) 10.501 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~900 10 COMB LCCOMB_X28_Y21_N2 2 " "Info: 10: + IC(0.359 ns) + CELL(0.596 ns) = 10.501 ns; Loc. = LCCOMB_X28_Y21_N2; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~900'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|m_address~683 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~900 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.587 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~902 11 COMB LCCOMB_X28_Y21_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 10.587 ns; Loc. = LCCOMB_X28_Y21_N4; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~902'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~900 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~902 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.673 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~904 12 COMB LCCOMB_X28_Y21_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.673 ns; Loc. = LCCOMB_X28_Y21_N6; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~904'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~902 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~904 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.759 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~906 13 COMB LCCOMB_X28_Y21_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 10.759 ns; Loc. = LCCOMB_X28_Y21_N8; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~906'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~904 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~906 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.845 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~908 14 COMB LCCOMB_X28_Y21_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 10.845 ns; Loc. = LCCOMB_X28_Y21_N10; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~908'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~906 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~908 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.931 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~910 15 COMB LCCOMB_X28_Y21_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 10.931 ns; Loc. = LCCOMB_X28_Y21_N12; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~910'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~908 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~910 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 11.121 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~912 16 COMB LCCOMB_X28_Y21_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 11.121 ns; Loc. = LCCOMB_X28_Y21_N14; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~912'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~910 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~912 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.207 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~914 17 COMB LCCOMB_X28_Y21_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 11.207 ns; Loc. = LCCOMB_X28_Y21_N16; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~914'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~912 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~914 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.293 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~916 18 COMB LCCOMB_X28_Y21_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 11.293 ns; Loc. = LCCOMB_X28_Y21_N18; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~916'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~914 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~916 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.379 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~918 19 COMB LCCOMB_X28_Y21_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 11.379 ns; Loc. = LCCOMB_X28_Y21_N20; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~918'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~916 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~918 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.465 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~920 20 COMB LCCOMB_X28_Y21_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 11.465 ns; Loc. = LCCOMB_X28_Y21_N22; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~920'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~918 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~920 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.551 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~922 21 COMB LCCOMB_X28_Y21_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 11.551 ns; Loc. = LCCOMB_X28_Y21_N24; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~922'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~920 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~922 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.637 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~924 22 COMB LCCOMB_X28_Y21_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.637 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~924'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~922 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~924 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.723 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~926 23 COMB LCCOMB_X28_Y21_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 11.723 ns; Loc. = LCCOMB_X28_Y21_N28; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~926'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~924 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~926 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 11.898 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~928 24 COMB LCCOMB_X28_Y21_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.175 ns) = 11.898 ns; Loc. = LCCOMB_X28_Y21_N30; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~928'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~926 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~928 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.984 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~930 25 COMB LCCOMB_X28_Y20_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 11.984 ns; Loc. = LCCOMB_X28_Y20_N0; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~930'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~928 avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2_TV2|Add1~930 } "NODE_NAME" } } { "DE2_TV2.v" "" { Text "D:/DE2_TV_m_write/DE2_TV2.v" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 12.070 ns avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~932 26 COMB LCCOMB_X28_Y20_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 12.070 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 2; COMB Node = 'avl_m_w:DUT\|de2_tv2_0:the_de2_tv2_0\|DE2_TV2:the_DE2_TV2\|Add1~932'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { avl_m_w:DUT|de2_tv2_0:the_de2_tv2_0|DE2_TV2:the_DE2

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -