block1.tan.qmsg

用VKDL语言编写的PWM控制程序很有用本例只做了5路PWM

{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1 register register c24:inst7\|count\[3\] c24:inst7\|count\[2\]~DUPLICATE 500.0 MHz Internal " "Info: Clock \"clk1\" Internal fmax is restricted to 500.0 MHz between source register \"c24:inst7\|count\[3\]\" and destination register \"c24:inst7\|count\[2\]~DUPLICATE\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.908 ns + Longest register register " "Info: + Longest register to register delay is 0.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c24:inst7\|count\[3\] 1 REG LCFF_X39_Y4_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y4_N15; Fanout = 7; REG Node = 'c24:inst7\|count\[3\]'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { c24:inst7|count[3] } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.378 ns) 0.753 ns c24:inst7\|count~271DUPLICATE 2 COMB LCCOMB_X39_Y4_N2 1 " "Info: 2: + IC(0.375 ns) + CELL(0.378 ns) = 0.753 ns; Loc. = LCCOMB_X39_Y4_N2; Fanout = 1; COMB Node = 'c24:inst7\|count~271DUPLICATE'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { c24:inst7|count[3] c24:inst7|count~271DUPLICATE } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.908 ns c24:inst7\|count\[2\]~DUPLICATE 3 REG LCFF_X39_Y4_N3 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.908 ns; Loc. = LCFF_X39_Y4_N3; Fanout = 4; REG Node = 'c24:inst7\|count\[2\]~DUPLICATE'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { c24:inst7|count~271DUPLICATE c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.533 ns ( 58.70 % ) " "Info: Total cell delay = 0.533 ns ( 58.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.375 ns ( 41.30 % ) " "Info: Total interconnect delay = 0.375 ns ( 41.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { c24:inst7|count[3] c24:inst7|count~271DUPLICATE c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.908 ns" { c24:inst7|count[3] {} c24:inst7|count~271DUPLICATE {} c24:inst7|count[2]~DUPLICATE {} } { 0.000ns 0.375ns 0.000ns } { 0.000ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.495 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk1 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk1'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 232 256 424 248 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk1~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk1~clkctrl'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 232 256 424 248 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns c24:inst7\|count\[2\]~DUPLICATE 3 REG LCFF_X39_Y4_N3 4 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X39_Y4_N3; Fanout = 4; REG Node = 'c24:inst7\|count\[2\]~DUPLICATE'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk1~clkctrl c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk1 clk1~clkctrl c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} c24:inst7|count[2]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk1 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk1'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 232 256 424 248 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk1~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk1~clkctrl'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk1 clk1~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 232 256 424 248 "clk1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns c24:inst7\|count\[3\] 3 REG LCFF_X39_Y4_N15 7 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X39_Y4_N15; Fanout = 7; REG Node = 'c24:inst7\|count\[3\]'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { clk1~clkctrl c24:inst7|count[3] } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk1 clk1~clkctrl c24:inst7|count[3] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} c24:inst7|count[3] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk1 clk1~clkctrl c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} c24:inst7|count[2]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk1 clk1~clkctrl c24:inst7|count[3] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} c24:inst7|count[3] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { c24:inst7|count[3] c24:inst7|count~271DUPLICATE c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.908 ns" { c24:inst7|count[3] {} c24:inst7|count~271DUPLICATE {} c24:inst7|count[2]~DUPLICATE {} } { 0.000ns 0.375ns 0.000ns } { 0.000ns 0.378ns 0.155ns } "" } } { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk1 clk1~clkctrl c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} c24:inst7|count[2]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { clk1 clk1~clkctrl c24:inst7|count[3] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { clk1 {} clk1~combout {} clk1~clkctrl {} c24:inst7|count[3] {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { c24:inst7|count[2]~DUPLICATE } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { c24:inst7|count[2]~DUPLICATE {} } {  } {  } "" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk2 register register c24:inst8\|count\[3\] c24:inst8\|count\[5\] 500.0 MHz Internal " "Info: Clock \"clk2\" Internal fmax is restricted to 500.0 MHz between source register \"c24:inst8\|count\[3\]\" and destination register \"c24:inst8\|count\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.398 ns + Longest register register " "Info: + Longest register to register delay is 1.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c24:inst8\|count\[3\] 1 REG LCFF_X17_Y26_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y26_N23; Fanout = 5; REG Node = 'c24:inst8\|count\[3\]'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { c24:inst8|count[3] } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.378 ns) 0.756 ns c24:inst8\|Equal1~37 2 COMB LCCOMB_X17_Y26_N12 2 " "Info: 2: + IC(0.378 ns) + CELL(0.378 ns) = 0.756 ns; Loc. = LCCOMB_X17_Y26_N12; Fanout = 2; COMB Node = 'c24:inst8\|Equal1~37'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { c24:inst8|count[3] c24:inst8|Equal1~37 } "NODE_NAME" } } { "f:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.228 ns) 1.243 ns c24:inst8\|count~267 3 COMB LCCOMB_X17_Y26_N16 1 " "Info: 3: + IC(0.259 ns) + CELL(0.228 ns) = 1.243 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'c24:inst8\|count~267'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { c24:inst8|Equal1~37 c24:inst8|count~267 } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.398 ns c24:inst8\|count\[5\] 4 REG LCFF_X17_Y26_N17 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.398 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 4; REG Node = 'c24:inst8\|count\[5\]'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { c24:inst8|count~267 c24:inst8|count[5] } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.761 ns ( 54.43 % ) " "Info: Total cell delay = 0.761 ns ( 54.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.637 ns ( 45.57 % ) " "Info: Total interconnect delay = 0.637 ns ( 45.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { c24:inst8|count[3] c24:inst8|Equal1~37 c24:inst8|count~267 c24:inst8|count[5] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.398 ns" { c24:inst8|count[3] {} c24:inst8|Equal1~37 {} c24:inst8|count~267 {} c24:inst8|count[5] {} } { 0.000ns 0.378ns 0.259ns 0.000ns } { 0.000ns 0.378ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk2 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'clk2'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 352 256 424 368 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk2~clkctrl 2 COMB CLKCTRL_G1 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'clk2~clkctrl'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 352 256 424 368 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.486 ns c24:inst8\|count\[5\] 3 REG LCFF_X17_Y26_N17 4 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 4; REG Node = 'c24:inst8\|count\[5\]'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk2~clkctrl c24:inst8|count[5] } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.61 % ) " "Info: Total cell delay = 1.482 ns ( 59.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.39 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk2 clk2~clkctrl c24:inst8|count[5] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} c24:inst8|count[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk2 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'clk2'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 352 256 424 368 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns clk2~clkctrl 2 COMB CLKCTRL_G1 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'clk2~clkctrl'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/FPGA/1/Block1.bdf" { { 352 256 424 368 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.486 ns c24:inst8\|count\[3\] 3 REG LCFF_X17_Y26_N23 5 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X17_Y26_N23; Fanout = 5; REG Node = 'c24:inst8\|count\[3\]'" {  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk2~clkctrl c24:inst8|count[3] } "NODE_NAME" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.61 % ) " "Info: Total cell delay = 1.482 ns ( 59.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.39 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk2 clk2~clkctrl c24:inst8|count[3] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} c24:inst8|count[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk2 clk2~clkctrl c24:inst8|count[5] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} c24:inst8|count[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk2 clk2~clkctrl c24:inst8|count[3] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} c24:inst8|count[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { c24:inst8|count[3] c24:inst8|Equal1~37 c24:inst8|count~267 c24:inst8|count[5] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.398 ns" { c24:inst8|count[3] {} c24:inst8|Equal1~37 {} c24:inst8|count~267 {} c24:inst8|count[5] {} } { 0.000ns 0.378ns 0.259ns 0.000ns } { 0.000ns 0.378ns 0.228ns 0.155ns } "" } } { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk2 clk2~clkctrl c24:inst8|count[5] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} c24:inst8|count[5] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk2 clk2~clkctrl c24:inst8|count[3] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} c24:inst8|count[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { c24:inst8|count[5] } "NODE_NAME" } } { "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { c24:inst8|count[5] {} } {  } {  } "" } } { "c24.vhd" "" { Text "F:/FPGA/1/c24.vhd" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}