⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 opencores.htm

📁 VGA_LCD 控制器IP,我也是从网上下载的
💻 HTM
📖 第 1 页 / 共 2 页
字号:
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/goals.shtml" 
                  target=_top>Goals</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/def.shtml" 
                  target=_top>Definition</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/why.shtml" 
                  target=_top>Why</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/problem.shtml" 
                  target=_top>Problems</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/business.shtml" 
                  target=_top>Business</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/lic.shtml" 
                  target=_top>Protection</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/road.shtml">Road 
                  map</A></TD></TR></TBODY></TABLE>
            <TABLE cellSpacing=0 cellPadding=0 border=0>
              <TBODY>
              <TR>
                <TD vAlign=top>
                  <LI></LI></TD>
                <TD><A href="http://www.opencores.org/OIPC/flow.shtml">Design 
                  flow</A></TD></TR></TBODY></TABLE>
            <P>
            <P><BR>
            <P><BR></P></TD>
          <TD width=10>&nbsp;</TD></TR></TBODY></TABLE></TD>
    <TD vAlign=top bgColor=#000000 height=1><IMG height=1 alt="" 
      src="OPENCORES.files/dotty.gif" width=1></TD>
    <TD vAlign=top align=left bgColor=#ffffff>
      <TABLE cellSpacing=0 cellPadding=5 width="100%" border=0 Valign="TOP">
        <TBODY>
        <TR>
          <TD width=10>&nbsp;</TD>
          <TD vAlign=top width="100%"><!-- BODY -->
            <TABLE cellSpacing=0 cellPadding=4 width="100%" bgColor=#f0f0f0 
            border=0>
              <TBODY>
              <TR>
                <TD align=right>Overview | <A 
                  href="http://www.opencores.org/projects/vga_lcd/Wishlist">Wishlist</A> 
                </TD></TR></TBODY></TABLE>
            <P><B><FONT color=#bf0000 size=+2>Project: VGA/LCD 
            Controller</FONT></B>
            <P><B><FONT size=+1>Details</FONT></B> 
            <P>Category: <A 
            href="http://www.opencores.org/projects?category=video">Video 
            controller</A><BR>Last updated: 16/5/2003<BR>Created: 
            25/9/2001<BR>Wishbone compliant core: Yes<BR>Stage: 
            Production/Stable<BR>Mailing list: <A 
            href="http://www.opencores.org/forums/cores">Cores</A>
            <P><B><FONT size=+1>Description</FONT></B> 
            <P>The OpenCores VGA/LCD Controller core is a WISHBONE revB.3 
            compliant embedded VGA core capable of driving CRT and LCD displays. 
            It supports user programmable resolutions and video timings, which 
            are limited only by the available WISHBONE bandwidth. Making it 
            compatible with almost all available LCD and CRT displays 
            <BR><BR>The core supports a number of color modes, including 32bpp, 
            24bpp, 16bpp, 8bpp gray-scale, and 8bpp-pseudo color. The video 
            memory is located outside the primary core, thus providing the most 
            flexible memory solution. It can be located on-chip or off-chip, 
            shared with the system抯 main memory (VGA on demand) or be dedicated 
            to the VGA system. The color lookup table is, as of core version 
            2.0, incorporated into the color-processor block. <BR><BR>Pixel data 
            is fetched automatically via the Wishbone revB.3 Master interface, 
            making this an ideal 損rogram-and-forget?video solution. More 
            demanding video applications like streaming video or video games can 
            benefit from the video-bank-switching function, which reduces 
            flicker and cluttered images by automatically switching between 
            video-memory pages and/or color lookup tables on each vertical 
            retrace. <BR>The core can interrupt the host on each horizontal 
            and/or vertical synchronization pulse. The horizontal, vertical and 
            composite synchronization polarization levels, as well as the 
            blanking polarization level are user programmable. <BR><BR>
            <P>
            <CENTER><IMG src="OPENCORES.files/block_diagram.gif" 
            border=0></CENTER>
            <P><B><FONT size=+1>Features</FONT></B> 
            <P>
            <UL type=disc>
              <LI>CRT and LCD display support 
              <LI>24bit Standard VGA interface<O:P></O:P></SPAN> 
              <UL type=circle>
                <LI>Separate VSYNC/HSYNC and combined CSYNC synchronization 
                signals 
                <LI>Composite BLANK signal<O:P></O:P></SPAN> 
                <LI>TripleDisplay support</LI></UL>
              <LI>12bit Interface 
              <UL type=circle>
                <LI>Compatible with DVI transmitters and 12bit VGA ADCs 
                <LI>4 different output modes 
                <LI>Can be used simultaneous with the 24bit interface</LI></UL>
              <LI>User programmable video resolutions <O:P></O:P></SPAN>
              <LI>User programmable video timing 
              <LI>User programmable video control signals polarization levels 
              <LI>32bpp, 24bpp and 16bpp color modes 
              <LI>8bit gray-scale and 8bit pseudo-color modes 
              <LI>Supports video- and/or color-lookup-table bankswitching during 
              vertical retrace 
              <LI>32bit WISHBONE revB.3 compliant slave and master interfaces 
              <LI>Operates from a wide range of input clock frequencies 
              <LI>Static synchronous design 
              <LI>Fully synthesizeable </LI></UL>See the on-line documentation 
            (current revision 1.2) for more information.<BR>
            <P><B><FONT size=+1>Status</FONT></B> 
            <P>
            <UL>
              <LI>VGA/LCD core v2.0 is ready and available in verilog from 
              OpenCores CVS via cvsweb or via cvsget. 
              <LI>Low level abstraction layer available in C from CVS. 
              <LI>Character simulation software is currently under development. 
              </LI></UL>
            <P><B><FONT size=+1>Project news</FONT></B> 
            <P>
            <TABLE cellSpacing=0 cellPadding=0 width="100%" bgColor=#000000 
            border=0>
              <TBODY>
              <TR>
                <TD>
                  <TABLE cellSpacing=1 cellPadding=3 width="100%" border=0>
                    <TBODY>
                    <TR bgColor=#c0e0ff>
                      <TD vAlign=top><B>Date</B></TD>
                      <TD vAlign=top><B>News</B></TD></TR>
                    <TR bgColor=#ffffff>
                      <TD vAlign=top>16/5/2003</TD>
                      <TD vAlign=top>12bit (DVI) interface added.<BR></TD></TR>
                    <TR bgColor=#f0f0f0>
                      <TD vAlign=top>20/3/2003</TD>
                      <TD vAlign=top>Added support for WISHBONE revB.3 
                        Registered Feedback Cycles <BR>Changed VGA Timing 
                        generator; made is smaller (less gates) and more 
                        intuitive.<BR></TD></TR>
                    <TR bgColor=#ffffff>
                      <TD vAlign=top>20/4/2002</TD>
                      <TD vAlign=top>VGA Timing generator changes, vertical 
                        timing changed. <BR>Read new documentation for 
                        changes.<BR></TD></TR></TBODY></TABLE></TD></TR></TBODY></TABLE>
            <P><B><FONT size=+1>Synthesis results</FONT></B> 
            <P>LeonardoSpectrum synthesis results for Altera devices. Aimed at 
            100MHz clock operation (wishbone clock &amp; pixel clock), area 
            optimezed. <BR><BR>
            <UL>
              <LI>FLEX: EPF10K50E-1: 1112lcells, 16080mem_bits@82MHz wishbone, 
              100MHz pixel clock 
              <LI>ACEX: EPF1K50-1: 1113lcells, 16080mem_bits@85MHz wishbone, 
              107MHz pixel clock 
              <LI>APEX: EPF20K60E-1: 1142lcells, 16080mem_bits@47MHz wishbone, 
              119MHz pixel clock</LI></UL>
            <P><B><FONT size=+1>Downloads</FONT></B> 
            <P>
            <TABLE cellSpacing=0 cellPadding=0 width="100%" bgColor=#000000 
            border=0>
              <TBODY>
              <TR>
                <TD>
                  <TABLE cellSpacing=1 cellPadding=3 width="100%" border=0>
                    <TBODY>
                    <TR bgColor=#c0e0ff>
                      <TD vAlign=top><B>Date</B></TD>
                      <TD vAlign=top><B>Description</B></TD>
                      <TD vAlign=top><B>Link</B></TD></TR>
                    <TR bgColor=#ffffff>
                      <TD vAlign=top>23/9/2003</TD>
                      <TD vAlign=top>Documentation<BR></TD>
                      <TD vAlign=top><A 
                        href="http://www.opencores.org/cgi-bin/cvsget.cgi/vga_lcd/doc/vga_core.pdf">vga_core.pdf</A></TD></TR>
                    <TR bgColor=#f0f0f0>
                      <TD vAlign=top>20/10/2003</TD>
                      <TD vAlign=top>VGA/LCD Core in verilog<BR></TD>
                      <TD vAlign=top><A 
                        href="http://www.opencores.org/cgi-bin/cvsget.cgi/vga_lcd">vga_lcd</A></TD></TR></TBODY></TABLE></TD></TR></TBODY></TABLE>
            <P><B><FONT size=+1>Maintainers</FONT></B> 
            <P>
            <UL>
              <LI><A href="http://www.opencores.org/people/rherveille">Richard 
              Herveille</A></LI></UL>
            <P><!-- /BODY --><IMG height=1 src="OPENCORES.files/dotty.gif" 
            width=400> <IMG height=1 src="OPENCORES.files/dotty.gif" width=30> 
            <IMG height=1 src="OPENCORES.files/dotty.gif" width=30> <IMG 
            height=1 src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> <IMG height=1 
            src="OPENCORES.files/dotty.gif" width=30> 
            <P><BR></P></TD>
          <TD width=10>&nbsp;</TD></TR></TBODY></TABLE></TD></TR>
  <TR>
    <TD vAlign=top width=150 bgColor=#f0f0f0>
      <CENTER>
      <TABLE cellSpacing=0 cellPadding=6 border=0>
        <TBODY>
        <TR>
          <TD><A 
            href="http://www.opencores.org/forums/post?to=1b5dbe2b2026ae49ee163366fae4d693">webmaster</A></TD></TR></TBODY></TABLE></CENTER></TD>
    <TD vAlign=bottom bgColor=#000000 height=1><IMG height=1 alt="" 
      src="OPENCORES.files/dotty.gif" width=1></TD>
    <TD vAlign=top align=right bgColor=#ffffff>&nbsp; </TD></TR></TBODY></TABLE>
<TABLE cellSpacing=0 cellPadding=0 width="100%" border=0 Valign="TOP">
  <TBODY>
  <TR>
    <TD bgColor=#000000 height=1><IMG height=1 alt="" 
      src="OPENCORES.files/dotty.gif" width=1></TD></TR>
  <TR>
    <TD>
      <CENTER>
      <TABLE cellSpacing=0 cellPadding=4 border=0>
        <TBODY>
        <TR>
          <TD>
            <CENTER>Administrative contact: <A 
            href="http://www.opencores.org/forums/post?to=2ee116c5a2d2e9ecceb4351ce864dc7b">http://www.opencores.org/forums/post?to=2ee116c5a2d2e9ecceb4351ce864dc7b</A></CENTER></TD></TR>
        <TR>
          <TD>Copyright ?999-2003 OPENCORES.ORG. All rights 
        reserved.</TD></TR></TBODY></TABLE></CENTER></TD></TR></TBODY></TABLE></BODY></HTML>

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -